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Reduction of Low-Order Harmonics and New Topologies of
Current Source Converters
Maged Fouad Fahmy Naguib Barsom
Two CSCs related issues are investigated. The first is the reductions of Low Order
Harmonics (LOH) in Low Switching Frequency (LSF) CSCs. High power CSCs operate
with LSF. This is not an ideal scenario for Space Vector Modulation (SVM), resulting in
non-characteristics LOH, 5th and 7th (HD5.7). Researchers have attempted to reduce these
harmonics by creating new sequences of space vectors (states) or different sampling
techniques. New approaches based on the fact that HD5.7 is affected by states ON times
calculation process are proposed. Results show that by using a new technique called
Record Middle (RM), one can obtain a smaller HD5.7. Also, results for calculating states
ON times as the reference vector rotates by new SVM equations show that one can get a
significant reduction in HD5.7. Another alternative effective with large overlap periods is
minimizing LOHs in LSF-SVM-CSCs with Minimum Harmonic Tracking (MHT)
technique. Fuzzy logic dependent states ON times calculation give fixed states ON times
adjustment during steady state and fast response. Those techniques allowed the usage of
reduced size ac-side filters with high cut-off frequencies.
The second issue is on new hybrid current source converters (HCSCs). Three
SCRs and four IGBTs HCSC has similar characteristics, less capital cost and less power
losses compared to the 6-switches CSC. Two types of modulation are proposed. The first
is Hard Switching Space Vector Modulation technique (HS-SVM). HS-SVM is
iii
presenting low maximum modulation index (mamax), resulting in LOH distortion and
requiring multiple mandatory switching inside a cycle. The second modulation technique
achieves line-commutation or soft switching (SS) of the SCRs whenever possible, thus
being called Soft Switching Space Vector Modulation technique (SS-SVM). SS-SVM
increases the ma.max while reducing LOH, the switching frequency and switching losses.
Comparisons between the 6-switches CSC and the HCSCs are provided. Cost analysis
showing the importance of HCSCs is carried out. A case study is presented to show that
the HCSC is economically viable in medium and high power ranges. Besides having
lower capital cost, the HCSC can operate with lower power losses than 6-switches CSC.
IV
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0X(y)m The SVM sector angle at SVM cycle 'x' in the middle of state 'L/
0x(y)s The SVM sector angle at SVM cycle 'x' in the beginning of state 'Iy'
XXlIl
amax The biggest firing angle of the SCRs without commutation failure in
phase control applications
ZN The capacitor voltage rotating frame angle
ZI The required HCSC rotating current SVM angle
ôa(n) An array of angles with ? length, one of those is required between current
and voltages vectors in SS-SVM
5b The angle between V3 and Ia before adjusted to satisfy SS-SVM concept.
d3 The angle between V3 and I3 after adjusted to satisfy SS-SVM concept,
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PART- 1.
REDUCING LOW ORDER HARMONICS IN
CURRENT SOURCE CONVERTERS
Chapter 1
1. Space Vector Modulation for Current Source
Converter
1.1. Introduction
Controllable Power Electronics switching devices are roughly divided into two
types, SCRs and force-commutated switches. SCRs are usually employed in high power
applications, above the power ratings of force-commutated switches. An SCR turns on
when forward biased with short gating pulses and turns off when its current becomes
zero. It cannot be turned off via a gate signal, which limits its operation in PWM
techniques. Low and medium power applications can be achieved using MOSFETs and
IGBTs, respectively, where around 5 kHz switching frequency is used. For high power
levels applications GTOs or IGCTs are used with switching frequency around 2 k Hz,
giving long switching times and high power losses [I].
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Ac - de power converter topologies are usually classified into two categories. The
first category is Voltage Source Converters (VSC), which is more common and widely
used [1] - [5]. Traditional three phase VSC is shown in Fig. 1-1 when connected as
rectifier. In VSC the load is usually connected in parallel with a dc-side capacitor. VSC is
used as a rectifier and (or) an inverter in motor drives, reactive power compensation and
energy storage systems. VSC with PWM was for long time the traditional way to transfer
power between ac-side and dc-side using six forced commutation switches and low
harmonic distortion [1] - [5]. VSC based on IGBTs, GTOs or MOSFETs has shown
intrinsic weakness for high power applications due to substantial switching losses and
high dv/dt of the PWM operation, leading to hazardous over voltages [2]. Many
researchers have focused on VSC design, applications, modulation techniques, harmonic











Fig. 1- 1 :- 6-switches IGBT based Voltage Source Converter (VSC).
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The second category is current source converters (CSC) [6]. CSC topologies are
found in many applications. Such as, superconducting magnet energy storage systems
(SMES) [7], reactive power compensation STATCOM [8] - [10], high voltage dc
transmissions HVDC [H]. And, in a number of industrial processes like high-power
adjustable-speed drives, where four-quadrant operation, near sinusoidal motor terminal
voltages, supply voltage variations immunity and inherent short-circuit protection are
required [6], [12] -[15].
Traditional GTOs based CSC is shown in Fig. 1-2 when connected as rectifier.
Less research deals with CSC in general [I]. The power circuit of the CSC is simpler and
more robust than the VSC due to no freewheeling diodes with unidirectional current flow
[6]. In principle, CSC presents a higher reliability than VSC due to the inherent over
current protection and the fact that large dc-side capacitors present shorter life spans than
large inductors [2]. Non-characteristic harmonics in LSF-CSC are higher than in LSF-
VSC [16], [17]. And, both CSC and VSC can be used in both rectifier and inverter modes


















Fig. 1- 2 :- 6-switches GTOs-based current source converter (CSC).
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1.2. CSC MODULATION TECHNIQUES
1.2.1. Common modulation techniques for CSCs
A number of PWM techniques have been used for generating the gating signals of
CSCs [6]. The popular Sinusoidal Pulse width modulation (SPWM) technique results in
frequent switching and power losses when applied to CSC, not suitable for high power
applications [18], [19].
In high power applications, selective harmonic elimination (SHE) has been used
as an off-line technique to eliminate certain harmonics in the ac-side current [20] - [23].
SHE concept can be extended to multilevel CSC [24], [25]. Certain procedures should be
used for the ac-side filter design in this case [26]. SHE has been used for CSC with
around 500 Hz switching frequency, where a limited number for the SHE chopping
angles are calculated off-line [21]. For 1 kHz - 3 kHz, SHE chopping angles are increased
which complicating the calculation of those angles.
Space Vector Modulation (SVM) offers an elegant way of generating the gating
signals of CSCs on line with reduced switching frequency and increased gain [27] - [33].
Besides, specific gating requirements of CSCs can be readily incorporated in the pattern
generation schemes, thus SVM is more suitable for CSC [6]. A comparative study
between SPWM and SVM modulation techniques for CSC was presented in [27].
1.2.2. Fundamentals of SVM- CSCs
Fig. 1- 2 shows 6-switches (Sl- S6) GTO-based CSC. For ideal CSC two GTOs
should be ON at any instant, one and only one GTO from upper switches group Sl, S3
and S5, and one and only one GTO from lower switches group S2, S4 and S6. That
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permits a predefined current path for the dc-side current. In real CSC a commutation
(overlap) period is essential to ensure that there is no danger of having no path for the dc
link current, to avoid overvoltage [6]. In CSCs both of Lac and Cac define the cut-off
frequency of the 2nd order ac-side filter, which is usually designed for attenuating the
characteristic switching current harmonics that appear in the ac-side current. A brief
description in CSC ac-side filter effect on harmonic spectrum was presented in [33].
The reference current vector of a three-phase CSC is given by (1- 1).
In = \ Oa + ibe2Tl/3 + ice~2n/3) = Ia + jlp = U„k<Pi (1- 1)
Where ia, ib, ic are the instantaneous CSC ac-side currents.
A number of SVM techniques have been proposed to minimize the magnitude of
the harmonic distortion caused by 5th and 7th non-characteristics harmonics components
(HD5.7) in CSCs operating with LSF [6], [27] - [33]. Those SVM techniques include three
main procedures. First, they use the nearest active states in a given sector to synthesize
the reference space vector (SV). Second, they select the SVM cycle frequency (fcycie) to
be a multiple of six of the grid frequency (fac) for synchronized SVM, meaning that each
SVM sector is started with one of the SVM cycles. Finally, they choose a certain
sequence of states in SVM cycles.
Fig. 1-3 shows the six sectors complex plane for 6-switches CSC with the
reference current vector (In), six active states (Ii -??) and three zero states across three
CSC legs (I7-I9). Also it presents CSC switches that are ON in each state. Table 1- 1
presents the switches that are ON in each of the nine states and the direction of the ac








Fig. 1- 3 :- Definition of the sectors (0 - 5), states (Ij- 19), and the switches which
are ON in each state when NCs = 6 in 6-switches SVM-CSC.
The CSC modulated by SVM operates with two active states vectors (I¡ and Ij+i)
and one zero state vector (Iz). The angle of the reference vector f? defines the sector of
operation in the complex plane. The reference current vector is synthesized by using a
sequence of two active and one zero states with
!recycle = liti + Ii+lti+1 + Iztz (I" 2)
Where, tcycie is the SVM cycle period of a given sequence of states. tcycie is the
inverse of fcycie which depends on the frequency of the fundamental current component at
the ac-side (fac) and on the number of SVM cycles per sector (NCs) as given by (1- 3).
fcycie — " N cs ^ac (1-3)
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In synchronized SVM each SVM sector should starts with a new SVM cycle and
Ncs should be an integer [6]. In Fig. 1-3, Ncs = 6 was selected, each SVM sector is
divided into six SVM cycle. That is applied to SVM sector five in Fig. 1- 3, which give
fCycie=2160 Hz, using (1- 3). In this case, the dominant harmonics appears at (6xNcs ±1)
pu and GTOs switching frequency is 0.5xfcycie=1080 Hz which is suitable for GTOs and
the main advantage of using SVM over SPWM technique.
Table 1- 1 :- States realizations and switches switching functions in CSC










1.2.3. Implementation of SVM for 6-switches CSC
SVM had many implementation approaches. SVM for CSC concepts was
presented in [6], [27] - [33]. SVM was achieved using different software [34], [35]. There
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the procedures to divide the ac-side cycle into SVM sectors, divide SVM sectors to SVM
cycles and calculates states ON times implementing SVM cycle were not described. In
this thesis SVM for CSC is implemented using MATLAB-SIMULINK and PSIM.
SIMULINK is used more often in this thesis while PSIM is used to introduce certain
ideas. During research, the results from PSIM and SIMULINK were compared to check
results. Thus, SIMULINK blocks used in this thesis to implement the gating signals for
SVM-CSC are presented step by step.
The feedback command in closed loop or the desired operating condition in open
loop applications of CSCs defines two variables. The first is the modulation index value
(ma) and the second is the modulation index angle (f?). They are used to implement CSC
switches gating pattern. Possible forms for the input variables (ma and f?) are in (1- 1). If
the grid cycle frequency is 60 Hz (fac = 60 Hz), the ac-side cycle time period is tac= 1/60
= 16.67ms, the current SV covers 360° electrical in 16.67ms. There is 6-switches in the
CSC topology and 6 active switching schemes in SVM-CSC, so the ac-side current line
cycle is divided into six SVM sectors. Each SV sector time is Wor-l 6.67/6 = 2.78ms.
That leads each SVM sector to cover 60° electrical. Fig. 1-3 illustrates one ac-side
current line cycle (360°) which is divided into six SVM sectors (60°). Surrounding the
period where phase A current is maximum positive (90° in ac sinusoidal waveform
signal) the upper switch for phase A (Sl) of CSC is used. In the first SVM sector (sector
0) Sl is common in 60° < f? < 120°. Surrounding the period where the phase A current
is maximum negative (270° in ac sinusoidal waveform signal) the lower switch for phase
A (S4) of CSC is used. In the fourth SVM sector (sector 3) S4 is common in 240° <
(J)1 < 300°. The same can be said for phases B and C.
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Table 1-2 and Fig. 1-3 illustrate the divisions of the SVM sectors. Each SVM
sector is divided into Ncs = 6 cycle. Fig. 1-4 illustrates how the ac-side line cycle is
divided into six SVM sectors, and how a pulse in the beginning of each SVM cycle using
SIMULINK Blocks is generated. There the input f? {[Angle]} is the angle of the required
fundamental currents in the converter ac-side. The first output {[A]} represents the
number of SVM sector at certain instant varying from zero to six. And, the second output
{[B]} is generating a pulse in the beginning of each SVM cycle.
Angle































Fig. 1- 4 :-SIMULINK blocks generating SVM sector number and a pulse per SVM cycle
The continuous states ON times for three states (t¡, t¡+i and tz) are calculated
according to equations (1- 4), (1- 5) and (1- 6), respectively as a function ma= || In || , such
that (0 < ma < 1), and ? is the angle of In in a given sector (0° < ? < 60°). Fig. 1- 5
illustrates the three continuous states ON times for one SVM sector when ma= 0.5. There
the SVM sector divided into six SVM cycles when Ncs = 6.
ti = tcycle^a Sin (| - ?J (1-4)
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ti+1 = tCyciema sin(0) (1-5)
tz = tcycle — *i ~ U+l (1-6)
Fig. 1-6 represents the SIMULINK blocks used to find the continous states ON
times. There f? {[Angle]} and sector number {[A]} are used to decide ? {[Theta]}, which
can be used along with ma {[ma]}to decide continous states ON times {[C]} for t¡, t¡+i and
tz using equations (1- 4), (1- 5) and (1- 6), respectively.
Both active states should be placed one after the other to minimize HD5.7 during
sector transitions in SVM-CSC, which generates three sequences of states shown in Fig.
1-7. States sequences for SVM-CSC were investigated in [33]. In Fig. 1-7, sequences
with good harmonics spectrums are shown.
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Fig. 1- 5 :-Three continuous states ON times, t¡, t¡+i and tz/2 for one SVM sector when


































tzi=tz/2 ti ti+i tz2=tz/2
(c) Sequence.3 (SQ3).
Fig. 1-7 ¡-Sequences with the best harmonics spectrum from literature review.
1.2.4. Calculations of traditional SVM-CSC states ON time
As an example of SVM-CSC operation from Fig. 1-3 and Fig. 1- 7, if SQl is
used for sector one, in the beginning of each SVM cycle I¡ comes first and implemented
with Ii (Sl and S2), the dc-side current flows from phase A to phase C. That is followed
Ii+i which is implemented with h (S3 and S2), the dc-side current flows from phase A to
phase B. The last state is Iz, there freewheeling the dc-side current take place, in sector
one freewheeling should be across S2, which is common in both active states in sector
one using Ig (S2 and S5), that reduce the switching losses. While if SQ3 is used, each
cycle is started by the first half of state Iz ON time (tzi= tz/2) with I9, followed by the first
active state Ij ON time (t¡) with Ii , the second active state Ij+ 1 ON time (t¡+i) comes next
with I2, the SVM cycle is ended by the second half of state Iz ON time (tZ2 = tz/2) with I9.
Table 1- 2 is used in selecting switches in SVM-CSC.
SVM with high switching frequency results in low LOH distortion in the CSC ac-
side current [35]. However, in high power levels where the switches can only operate at
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low switching frequencies (LSF) the magnitude of the non-characteristic 5 and 7
harmonics (HD5.7) presents a serious burden on the design of the low pass input filter of
CSCs which typically presents low damping [6]. To reduce LOH in LSF-SVM-CSC an
active damping method was proposed to reduce the ac-side line current Total Harmonics
Distortion (THD) in [36], [37]. There the reduction of LOH was done with resonance
while the source of those harmonics in the SVM-CSC was not introduced. Also,
suppression of resonance oscillation resulting from LOH was presented in [37] - [39].
These LOH components propagate through the current control loop and distorting the ac-
side current in SVM-CSC. In practice, SVM-CSCs have been implemented with fcycie > 5
k Hz and a bulky 2nd order ac-side filter with 3pu cut off-frequency [40] - [43].
The use of hybrid states sequence scheme where a different sequences are used
according to position and value of the reference vector in SVM scheme have been
reported with minor reductions in the LOH distortion for VSCs in [44]. The problem of
LOH in high power LSF-SVM-CSCs can be mitigated with multi-level topologies by
phase shifting the gating signals of CSC levels in an appropriate way [7], [45]. Also,
LOH was reduced using Multimodal CSC with modified SVM approach in [H]. To
reduce the HD5.7 injected into grid in the PCC large resistors are used in series with ac-
side filter capacitors and/or inductors in [37], [46].
The harmonic distortion at the input line current for grid-connected CSC is strictly
regulated by guidelines such as the IEEE Standard 519, where smaller than 5% total
harmonics distortion (THD) is recommended [47]. Traditional SVM-CSC can barely
reach this value with certain types of ac-side filters [33]. Besides, resonance in the CSC
ac-side usually amplifies LOH, which was damped in [36] - [39]. The geometric-wall-
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model on CSC using duality considerations to VSC to determine the spectra of the pulsed
output currents occurring in a CSC was presented in [48].
Another venue for investigation, which was not investigated in previous research,
is the way ON times of states are calculated in LSF-SVM-CSC, which is the main focus
here. In the conventional SVM techniques, the states ON times are calculated at the same
time in the beginning of the SVM cycle and held to be used later in that SVM cycle
according to the states sequence [33]. This way is defined as Start Sampling (SAs) in this
thesis. This results in an unbalanced use of the states. That is for even Ncs,
ti(Nc) F ti(Ncs - Nc + 1) (1-7)
Where Nc is the cycle number (Nc =1,2... Ncs)·
Fig. 1- 8 is presenting the SIMULINK blocks used to convert continuous states
ON times {[C]} to a sequence of states {[D]} when SQl and SAs are used. There,
sampling is done in the begging of the SVM cycle, that is why it called SQl-SAs. When
states sequence or states ON times calculation technique is changed to be different than
SQl-SAs, then Fig. 1- 8 is changed. The output {[D]} should be one when I¡ is selected,
two when Ii+i is selected and three when Iz is selected. Both of SVM sector number {[A]}
and states signal {[D]} are used as an input of a group of look up tables designed to
decide the selected switches in 6-switches SVM-CSC according to Table 1-3.
In the horizontal axis of Fig. 1- 9, SVM sector angles (0° < ? < 60°) are shown.
There are six SVM sectors per ac-side line cycle (360°). Since ? = cot, the horizontal axes
in Fig. 1- 9 represents angle (T) as well as time (t), the SVM sector time is divided into
six SVM cycles. The vertical axis is the time in seconds used for calculating the states
ON times inside SVM cycles. Fig. 1- 9 shows the continuous times for three states t¡, ti+i
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and tz calculated from (1- 4), (1- 5) and (1- 6), respectively as dotted curves. It also shows
ti, ti+i and tz calculated using Start Sampling (SAs) technique as solid curves, those values
which changes in the beginning of each SVM cycle are used by SAs to represent states
ON times inside SVM cycles independent on SVM sequence of states.
Ii exist
K ID]
h+1 exist States signal
2= +1
Pulse per





Fig. 1- 8 :- SIMULINK blocks convert generates states signal with SQl-SAs.
? 10"
Cycle 4 Cycle 5 Cycle 6











0° 10° 20° 30° 40° 50° 60°
Fig. 1- 9 :-States ON times calculation procedure for t¡, t¡+i and tz in each SVM cycle in
one SVM sector when SAs is used.
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Table 1- 3 :- ON switches in each state in SVM-CSC.

















































SAs presented in Fig. 1- 9 do not give an ideal SVM in LSF applications. The
difference between the dotted curves and SAs solid curves for states is zero in the
beginning of SVM cycles and maximum at their ends. With long SVM cycle in LSFs
applications, the difference between dotted and solid curves is large. That gives
inaccurate calculations for states appearing near the end of SVM cycles. However, with
LSF the synthesis of the SVM is concluded several degrees after calculated, leading to an
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unbalance in the use of the active states in all sectors, i.e. the first active state I¡ will be
used more than the second active state Ij+ 1. Average times of t¡'s > t¡+i's when SAs is
used, that is seen in Fig. 1- 10. The state representing I¡+i in the recent sector will
represent I¡ in the next sector, which is shown in Fig. 1-3. Fig. 1-11 shows the ON times
for one (the common) active state in two sectors follows each other when SAs is used,
each of the 12 cycles of the 2 sectors (120°). There the use of a state is unbalanced for
SAs, the ON time is the largest for the cycle 1 and zero for cycle 7, there is no symmetry.
Since there are six sectors in the complex plane, HD5.7 should appear in the ac-side
current. In SAs technique, independent on ma and states sequence, the average error in
the SVM sector is positive for t¡ and is negative for t¡+i during an entire SVM sector.
< 0.15
0.22 0.24 0.26 0.28 0.3
Time (s)





! ! ! ! ! ! ! ! ! ! ! !
!!¦¦¦—¦¦¦!
1 2 3 4 5 6 7 8 9 10 11 12
cycle
Fig. 1 - 11 :- ON times of an active state with SAs when Ncs = 6 and ma = 1 .
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The idea behind the SVM technique is to use a sequence of states to synthesize a
reference vector (In), the synthesis is completed at the end of the SVM cycle. Since the
reference vector rotates with constant speed, it makes more sense to synthesize the vector
when it is located at the midpoint of the region it will travel during the SVM cycle.
Recently, the strategy of calculating the states ON times inside SVM cycle to synthesize
a reference vector at the midpoint of a given SVM cycle, instead of in the beginning of
the SVM cycle, was proposed and presented a moderate reduction in HD5.7, this process
is defined as Middle Sampling (SAm) here. SAm approach was used along with hybrid
states sequence scheme yielding to a moderate reduction in HD5.7 [33].
SIMULINK blocks for SAm are implemented by adding an offset angle 0off =
607(2 xNcs) corresponding to half the duration of SVM cycle time to the angle of the
instantaneous reference vector ? in (1- 4), (1- 5) and (1- 6). This offset is added by a
slight change in SIMULINK blocks designed to decide states ON times presented in Fig.
1- 6 to be as shown in Fig. 1-12, while other simulation blocks have no change.
Angle













time period Sector internal
?—??/216<G> »^ Id I
Continous times
Ti1Ti+LTz
Fig. 1- 12 :- SIMULINK blocks designed to calculate ON times for states if SAm is used.
Fig. 1-13 shows continuous times of states t¡, t¡+i and tz as dotted curves. It also
shows tj, ti+i and tz calculated with the Middle Sampling (SAm) technique as solid curves.
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The difference between dotted and solid curves is small in the beginning of each SVM
cycle (positive or negative) and at the end of each SVM cycle (negative or positive) and
zero in the middle of SVM cycles. As a result, the average error for t, and tj+i in each
SVM sector is almost zero in SAm, and t¡'s = Ws in Fig. 1-14. Fig. 1-15 shows the ON
times for one active state when SAm is used in each of the 12 cycles of the 2 sectors
(120°). There the use of the state is balanced when the ON times are calculated with
SAm. The sampling instants for cycle 3 in SAm is introduced in Fig. 1-13 when Ncs = 6
and ma= 0.5. In CSC, SVM is optimized by SAm to satisfy SVM implementation, which
does not generate HD5.7 if the switching frequency is more than 5k Hz. Nonetheless,
SAm still produces HD5.7 currents harmonics in LSF as we will see later. SAs and SAm
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Fig. 1- 13 :- States ON times calculation procedure for t¡, ti+i and tz in each SVM cycle in
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Fig. 1- 14 :- Percentage average active states ON times for SVM sector with SAm ma=0.5
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Fig. 1 - 15 :- ON time of an active state with SAm when Ncs = 6 and ma = 1 .
1.3. Thesis outline
The contents of this thesis have been organized as follows.
In chapter two the magnitude of the 5 and 7 harmonics (HD5.7) is reduced by
Record Middle (RM). In RM the states ON times are calculated at different moments, as
the states are used in the middle of each state appearing period and with the reference
vector placed at different locations during a given cycle. That permits respecting the
calculated ON times of only two states, when both active states ON times calculation are
respected HD5.7 can be reduced.
In chapter three, new SVM equations (EQ) are proposed. The equations
















results in a reduced HD5.7. If the calculated ON times are further adjusted to fit in the
SVM cycle a new procedure called CF is generated with virtual elimination of HD5.7.
In chapter four minimum harmonics tracking (MHT) technique is presented for a
real GTO based CSC with overlap period, input filter and snubber effects. MHT is based
on measuring the value of HD5.7 and comes up with a procedure to reduce it using the
perturbing and observing principle to reach the least possible HD5-7.
In chapter five, an artificial intelligence technique (Fuzzy logic) is found effective
in eliminating HD5.7 with fast response. For the simple Fuzzy logic proposed, no
oscillations around best least HD5.7 exist in the steady state as it was the case in tracking
techniques. When the operating point is changed, the Fuzzy logic acts fast by varying the
value of a parameter (X) to reach the new least HD5.7
In chapter six a review of existing HCSCs topologies is carried out. Then, two
types of HCSCs are proposed. The first is a HCSC with six SCRs and two IGBTs. The
second is a HCSC with three SCRs and four IGBTs. An experimental test circuit is
implemented to prove the feasibility of the proposed HCSCs topologies.
In chapter seven, a Hard Switching SVM (HS-SVM) scheme suitable for the
proposed HCSCs is proposed. When HS-SVM is used HCSC is bi-directional with
capabilities similar to SVM-CSC. A Three SCRs and four IGBTs HCSC is implemented
experimentally and further investigations are done by simulation. A basic closed loop
control scheme for the HCSC with HS-SVM that allows it to track Pref and Qref is
discussed.
In chapter eight an SS-SVM technique for HCSC presents a performance level
equivalent to that of conventional 6-switch SVM-CSC in terms of flexibility and
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harmonie distortion is proposed. While the HCSC topology reduces the number of force-
commutated switches required for the converter, the proposed SS-SVM scheme reduces
the number of switch commutations and makes some of them soft-switching.
In chapter nine aspects of cost analysis for 6-switches SVM-CSC as well as for
the HCSC with HS-SVM and SS-SVM are presented and the economical benefits of the
proposed HCSC are demonstrated. That is done to justify replacing the 6-switch topology
with HCSC in medium and high power ranges.
1.4. Conclusion
In this chapter a review of SVM for CSCs was presented. From previous research,
the studies on the fundamentals of SVM for low frequency with higher performance have
been centered on the results achieved with different sequences of states. Hybrid schemes
where different sequences are used depending on the position and value of the reference
vector have been reported with minor reductions in the harmonic distortion. The
procedure of implementing the SVM for CSC in SIMULINK is presented. If the vector
calculations take place one time in SVM cycle then HD5.7 is generated in LSF-SVM-
CSC, even if this vector presentation is in the middle of SVM cycle. In SVM, vector
analysis is done at one instant per SVM cycle with a certain SVM vector position, while
vector should rotates all the time inside the SVM cycle. This instantaneous movement of
SVM vector is manipulated in the following chapters.
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Chapter 2
2. Using states on-times calculations to Reduce LOH
IN 6-SWITCHES CSC
2.1. INTRODUCTION
High power CSC is based on GTOs with switching frequency less than 2k Hz. For
LSF, as required by GTOs, SVM for CSC results in non-characteristics low order (5th and
7th) harmonics, HD5.7. The reduction of HD5-7 has been sought mostly through new
sequence of states, which present better performance for different ma and PF [33].
Moderate improvement was done by calculating the ON times of states at once in the
middle of the SVM cycle [33]. This chapter is proposing a new concept for calculating
ON times of states in ideal CSC, which presents minor limitations in practical
implementation. The proposed technique of this chapter was presented in [49]. For real
CSC, which includes ac-side filter, sunbber circuit, internal switches characteristics and
overlap period effects, a more complex procedure should be followed. In this chapter, the
effectiveness of the proposed technique for different states sequences is demonstrated by
simulations results. The idea presented in this chapter is presented latter on with other
procedure in [50], which gives indication of the impotence of the idea presented here.
2.2. Middle states ON times calculation procedure
The approach proposed here is to calculate each state ON time when the reference
vector is in the middle of this state during rotation, defined as Record Middle (RM).
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Unlike sampling techniques, RM technique states ON times calculation instants are not
the same for all states representing SVM cycle and varying from one SVM cycle to the
other inside the same SVM sector. Also, the states ON times calculations instant vary
from one sequence to other, each sequence should be manipulated separately.
Fig. 2- 1 is presenting RM technique states ON times calculation process using
SIMULINK blocks for the three selected sequences. There, the inputs are a pulse in the
beginning of each SVM cycle {[B]}, which was in Fig. 1-4. And, continuous states ON
times {[C]}, which was in Fig. 1- 6. Sampling techniques inputs are used as RM inputs,
but a different procedure is used to decide states ON time in RM. SIMULINK blocks in
Fig. 2- 1 are common. No general sampling procedure exists for signal {[C]}, as it was in
sampling. The values of states ON times are selected at different instants, which will be
described later on. After states ON times are adjusted, the same procedure used in









































































Fig. 2- 1 :- RM technique states ON times calculations process.
For states ON times calculation description, one SVM sector was divided into six
SVM cycles in Fig. 1- 9 to describe sampling techniques. RM technique requires a deep
view inside each SVM cycle. Figures describing RM technique will focus only on one
SVM cycle (cycle 3) from the six SVM cycles exist inside the sector, and ma = 0.7 is
selected for description. In all other SVM cycles and ma the same can be done. For cycle
3 and ma= 0.7 states ON times values are near each other, which simplify description.
Fig. 2- 2 illustrates how state I¡ ON time is calculated in SQl-RM. Since ? = rot,
the horizontal axes as well as the veridical one in Fig. 2- 2 representing time. The
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horizontal axis is the cycle 3 time period, which is divided into three states ON times.
While the vertical axis is the time used in calculating states ON times when ma = 0.7.
How to calculate the ON time of I¡ is shown in Fig. 2- 2. There, the continuous ON time
for state t¡ in the 3rd cycle is shown as a dashed curve. It also shows the continuous ON
time t¡/2 as a dotted curve, which is used with an output of unit input resettable integrator
shown as dotted curve to calculate the middle of the state I¡. A pulse starting when I¡ is
started and ended in the middle of I¡ is generated and used to calculate t¡. Sampling is
done two times per SVM cycle, one when I¡ is started at 83(1)5. and the second is in the
middle of I, at Q^m, two edges sampling are used. A unit input resettable integrator is
used with sampled t¡ presented by heavy lines to calculate state I¡ ON time. The sample in
the begging of the cycle gives estimation for t¡. The sample in the middle of state I¡ which
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Fig. 2- 2 :- State I¡ ON time calculation when SQl-RM is used.
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Fig. 2- 3 shows how t¡+i and tz are calculated for SQl-RM. The procedure of
implementing Ij+ 1 in Fig. 2- 1 (a) is similar to the procedure of calculating t¡. Thus,
continuous half state ON time tj+i/2 dotted curve is used along with an output of
resettable integrator, which reset when I¡ is ended, to decide the middle of the state I¡+i.
Two edges sampling are used for t¡+i, one when I¡ is ended at 93(¡+i)S and the other is in the
middle of I¡+i at 03(i+i)m. A Resettable integrator is used with sampled t¡+i presented by
heavy lines to calculate state I¡+i ON time. The ON time of zero state tz does not need to
be calculated, it occupies the remainder of the cycle after t¡ and t¡+i are ended. For SQl-
RM when NCs = 6 and ma = 0.7 three states ON times for sector three are in Fig. 2- 3.
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Fig. 2- 3 :- States I¡+i and Iz ON time calculation when SQl-RM is used.
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Fig. 2- 4 illustrates how state Iz ON time is calculated when SQ2-RM is used and
ma = 0.7. There the continuous ON time for state Iz in the 3r cycle is shown as a dashed
curve. It also shows continuous tz/2 as dotted. Sampling is done two times per SVM cycle
for state Iz, one when Iz is starting at 63(Z)S, and the second is in the middle of Iz, that is
Ö3(Z)m for cycle 3, two edges sampling. A unit input resettable integrator and sampled tz
presented by heavy lines are used to calculate state IZ ON time. The sample in the middle


















Fig. 2- 4 :- State Iz ON time calculation when SQ2-RM is used.
34(z)s
Fig. 2-5 shows how t¡ and ti+i are calculated for SQ2-RM, the procedure of
implementing t¡ is similar to the procedure of calculating tz. This is done using two edges
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sampling one when Iz is ended at 03(i)S and the other is in the middle of I¡ ON time at
03(i)m. The ON time of second active state t¡+i does not need to be calculated, it occupies
the remainder of the cycle after tz and t¡ are calculated. For SQ2-RM when ma = 0.7 three
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Fig. 2- 5 :- States I¡ and I¡+i ON time calculation when SQ2-RM is used.
One can notice from Fig. 1- 5 in previous chapter that the value of both active
states ON times t¡ and ti+i are varied from [0] to [— tcycie ma] and vice versa inside the
SVM sector, which gives large variation for active states inside the SVM cycle. So, not
calculating one active state ON time inside SVM cycles should give a large variation in
states pulse widths. In SQl-RM calculated ON times for active states are done, thus
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reducing HD5.7. On the other hand, the value of zero state ON time tz is varied from [tcycie
(1 ma)] to [tcycie (1- ma)] and vice versa inside the SVM sector, that is a small
variation. Also, during Iz isolation between dc-side and ac-side causes low HD5.7 if the
ON time of Iz is not calculated. In SQl-RM, when tz occupy the reminder of the cycle
low HD5.7 is obtained, because the variation of tz inside each SVM cycle is small and
isolation between dc and ac side current take place.
One can notice that in Fig. 2- 4 the value of continuous tz varies between 138µ5
and 143 µe inside cycle 3. While when tz occupies the remainder of the cycle after t¡ and
ti+i are passed according to (1- 6) in Fig. 2- 3, then tz = 121µ8, which is completely
different than the value it should be. That mean in SQl-RM active states ON times are
calculated in the middle of their effective periods, which lead tz to be completely different
than what it should be. Using the same principle in SQ2-RM, there tz and t, are calculated.
On the other hand, in Fig. 2- 3 continuous t¡+i will be around ???µß in the end of cycle
three where I¡+i is present, while in Fig. 2- 5 tj+i occupies the remainder of the cycle with
?ßµe, t¡+i is completely different than what it should be in SQ2-RM.
Unlike SQl and SQ2 with one segment per state, SQ3 has four segments tzi, t¡, t¡+i
and t¿2. Each segment ON time is calculated separately to apply SQ3-RM. The first half
zero state ON time tzi is calculated as a complete state with the same calculation concept
as before. When ma= 0.7 there is 5µ8 change for tz inside entire SVM cycle, half zero
state have half of this value, 2. 5 µe. In the beginning of cycle 3, tz/2 will be 71µ8 using
RM technique. Fig. 2- 6 illustrates how I¡ ON time is calculated in SQ3-RM technique.
This concept is similar to previous techniques, which is using two edges sampling one
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when Izi is ended at 63(J)5 and the other is in the middle of I¡ at 93(i)m. A Resettable
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Fig. 2- 6 :- State I¡ ON time calculation when SQ3-RM is used.
Fig. 2- 7 shows how t¡+i and t^ are calculated for SQ3-RM, the procedure of
calculating t¡+i is similar to the one of t¡. That is done by using two edges sampling one
when I, is ended at 03(¡+i)S and the other is in the middle of I¡+i ON time at 93(¡+i)m. A
Resettable integrator is used with both sampled t¡+i value to calculate state I¡+i ON time.
The ON time of second half of zero state t^ does not need to be calculated, it occupies
the remainder of the cycle after tz, t¡ and t¡+i are calculated. For SQ3-RM when ma = 0.7,
three states ON times for sector three are seen in Fig. 2- 7. There t3(zi) = 71µ8, Í3(¡) =
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Fig. 2- 7 :- State I¡+i and Iz ON time calculation when SQ3-RM is used.
2.3. Performance comparison between SAs, SAm and RM
In this chapter, a modification in SVM for CSC states ON time calculations is
proposed. A comparison to measure the improvement in the harmonic spectrum should
be done. UPF between CSC ac-side capacitor voltage and reference current (ma) is
selected for HD5.7 performance comparison. The dc-side load is 100mH/5Q, for smooth
dc-side current. Overlap period is not included in simulation to measure harmonics
generated from SVM weakness in this chapter. To avoid errors in some SIMULINK
programs, a simulation step of less than 0.5µ8 overlap period is used.
The three states ON times calculation techniques presented till now (SAs, SAm
and RM) are direct technique; they have a predefined procedure to calculate the states
ON times. The index used for HD5.7 is introduced in (2- 1).
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HD5_7 = ÜLJ-JLi 100 (2-1)I(1st)
A performance comparison for three states ON times calculation techniques, SAs,
SAm and RM for SQl (they are SQl-SAs, SQl-SAm and SQl-RM) is introduced in Fig.
2- 8. Those result are obtained with a step change in ma = 0.05, HD5.7 is taken for ma =
0.05, 0.1, 1. Then results are connected together. In Fig. 2- 8 SQl-RM states ON
times calculation is presenting a good performance and much lower HD5.7 than sampling
techniques. When ma = 0.7 all three techniques HD5.7 simulation results are in Fig. 2- 9.
There one can conclude that SQl-RM is presenting 60% reduction in HD5.7 if compared
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Fig. 2- 8 :- Index HD5.7 measured for sequence one with direct techniques, i.e. SQl-SAs,
SQl-SAm and SQl-RM.
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In SQl- RM, t¡ and ti+ 1 are calculated in the middle of their effective period while
tz occupies the reminder of the cycle without calculation. In spite of that ma = 0.7 in all
three techniques, there is 2A increment in the fundamental current for SQl- RM in Fig.
2- 9. That can be deemed to the way of calculating t¡ and ti+i in SQl-RM. In SQl-RM, I¡
is calculated in the beginning of the SVM cycles where t, tends to increase in as shown in
Fig. 2- 2. And, t¡+i is calculated near the end of the SVM cycles where it tends to
increase. Consequently, tz tends to decrease in all SVM cycles. With same ma SQl-RM
will have more active states ON times and less zero state ON time than SAs and SAm.
That leads to an early over modulation in SQl- RM. This is not a critical issue, in closed
loop applications ma is slightly changed to give the same ac-side fundamental component.
The current in SQl-RM when tj's are calculated near the beginning of the cycle while
tj+i's are calculated near the end of the cycle tend to increase. Over modulated appears
when tz < 0 in any SVM cycle, that happened in SQl-RM for ma > 0.9. That is why in
Fig. 2- 8 there are a sudden increment in HD5.7 for 0.9 < ma < 1, when SQl-RM is used.
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Fig. 2- 9 :- Index HD5_7 in the SVM-CSC ac-side current for different states ON times
calculation techniques with SQl when ma= 0.7.
A performance comparison for three states ON times calculation techniques, SAs,
SAm and RM for SQ2 is introduced in Fig. 2- 10, all techniques are presenting high HD5-
7. HD5.7 simulation results with ma = 0.7 are in Fig. 2- 11. In SQ2-RM, tz and t, are
calculated in the middle of their states ON times, while t¡+i occupy the reminder of the
cycle without calculation. Calculate both active states ON times improves HD5.7, none of
them should occupy the reminder of the cycle without calculation, which gives high HD5.
7 in SQ2-RM. When Iz occupies the reminder of the cycle without calculated, that has a
smaller impact on HD5.7. When tz is calculated no increment in current appears in SQ2-
RM compared with SQ2-SAs and SQ2-SAm. All fundamental current components are
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Fig. 2- 10 :- Index HD5.7 measured for SQ2-SAs, SQ2-SAm and SQ2-RM.
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Fig. 2-11:- Index HD5.7 in the CSC ac-side current for different states ON times
calculation techniques with SQ2 when ma= 0.7.
A performance comparison for three states ON times calculation techniques, SAs,
SAm and RM for SQ3 is introduced in Fig. 2- 12. There SQ3-RM states ON times
calculation is presenting lower HD5.7 than sampling techniques. Three techniques HD5.7
simulation results with ma = 0.7 are in Fig. 2- 13. With SQ3-RM around 90 % reductions
in HD5.7 take place. In SQ3-RM tzi, t¡ and ti+i are calculated in the middle of their states
ON times while X71 occupies the reminder of the cycle without calculation. When active
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Fig. 2- 13 :- Index HD5.7 in the CSC ac-side current for different states ON times
calculation techniques with SQ3 when ma= 0.7.
2.4. Conclusion
Up to 6% HD5.7 is generated in SVM-CSC when SQl-SAs is used and fcyC|e =
2160 Hz, that has been reported in previous research [6], [33]. SQ3, presented in Fig. 1- 7
(c), is the least HD5.7 sequence when SAs is used. SQ3-SAs is presenting 10% reduction
in HD5.7 when compared with SQl-SAs. Besides, 10% reduction in HD5.7 can be
achieved if SAm is used along with SQ3 in SQ3-SAm. Those 20% reduction of HD5.7
were not sufficient to satisfy IEEE recommendations for THD. The main reasons of those
LOH were usually deemed to snubber circuited, overlap periods, CSC switches tolerance,
input ac-side filter and distortion in the capacitor voltage [6] - [36]. These parameters do
affect HD5.7 to a certain extent, but the main reason of HD5.7 discovered here is the way
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the reference rotating vector has been synthesized. The vector responsible for
implementing states in SVM-CSC is rotating all the time, while in sampling the vector is
sampled in one instant each SVM cycle.
In LSF the SVM cycle is elapsed 463µß if fcycie =2160 Hz. The RM technique is
proposed to calculate states ON. In RM, improvement in HD5.7 can be obtained by
calculating the states ON times at different moments, in the middle of each state
appearing period. That permits respecting only calculations of two states ON times from
three in the sequence, while the third states occupies the remainder of the cycle without
calculations. If both active states ON times calculation are respected around 60%
reductions in HD5.7 can be reached in SQl-RM. The best performance is achieved with
SQ3-RM, where active states placed in the middle of the sequence, with around 90%
reduction in HD5.7 compared with standard SVM.
40
Chapter 3
3. New SVM equations to reduce LOH in LSF-CSC
3.1. Introduction
In the previous chapter, HD5.7 was reduced with a certain procedure based on
estimating ON times for the state, and modifying it in the middle of the state existing
period. That was not done for all states, the last state is occupied the remainder of the
cycle. That led to a search for a sequence adjusting the last state ON time by itself,
sequence three. In certain cases, like hybrid CSC topologies in part two of this thesis, the
states sequence is not adjusted by our hope but the topology itself adds a restriction on
the states sequence.
In this chapter, the calculation of the ON times for states as the reference vector
rotates is extended. If the states are used sequentially and each ON time is calculated at
the midpoint of the region where it will travel during an estimated ON time, then the sum
of ON times for states will not equal to the SVM cycle period, they were not calculated at
the same instant. Calculating all states ON times with a set of equations in the beginning
of the SVM cycle permits an option for reducing HD5.7, by recalculate the ON times, so
that their sum is equal to the SVM cycle period.
The proposed equations technique is called EQ (Equations), has a concept similar
to RM and implemented with a procedure calculates the ON times for states with a set of
equations before the SVM cycle is actually started, what cannot be achieved with RM.
The ON time of the first state in a given sequence is calculated first, for the reference
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vector placed in the midpoint of the region it will cover in an estimated on time. The
second state ON time is calculated next, using the same principle but with the estimated
time calculated at the moment the previous state is switched off. The ON time of the last
state is used for the remainder of the SVM cycle. All those calculations are done in the
beginning of the cycle. A correction for EQ (CF) is presented next, in CF all states ON
times calculations are done by proposing that the SVM cycle period is not restricted by
tcycie. After calculating all states ON times, a correction for them depending on the period
for SVM cycle tcycie is added. This chapter describes how to calculate the ON times of all
states for the three states sequences. This chapter material is presented in [51], [52].
3.2. Sequence one
3.2.1. Calculation of states ON time using SQl-EQ
The SVM cycle number Nc is decided first, where Nc = 1, 2 ... Ncs· Fig. 3- 1
SIMULINK blocks are using the SVM sector number {[A]} and SVM cycle period
(1/216Os) to decide the SVM cycle number {[Nc_l]}. In SQl, the first stat is L, its
estimated ON time is calculated in the beginning of the SVM cycle at the angle given by
(3- 1) in the SVM cycle (C). The estimated ON time of state I¡ in this SVM cycle (tc{i)S) is
calculated by substituting (3- 1) in (1- 4) and results in (3- 2). The angle at the midpoint
of this estimated ON time is calculated in (3- 3). By substituting (3- 3) in (1- 4), the
updated value of the ON time of state I¡ is in (3- 4).
0C(Os=^x(Nc-I) (3-D
For Ncs = 6, Nc and C = 1, 2 . . . Ncs then 9c(i)s = 10° X (Nc - 1)
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tc(i)s = tcyciema sin[60° - 10° X (Nc - I)]
9c(i)m - 6c(i)s + MXtc(i)s Where ?= 2xnxL·


















Fig. 3- 1 :- SIMULINK blocks deciding SVM cycle number.
A similar procedure is used for calculating the ON time of the second state (I¡+i).
In such a case, the angle used for calculating the estimated ON time (0C(j+i)S) is the end
angle of the previous state which is given in (3- 5). Thus, the estimated ON time for Ii+i is
obtained by substituting (3- 5) in (1- 5) resulting in (3- 6). The angle of the vector in the
midpoint of the estimated ON time of ?,+? is calculated as (3- 7), which when substituted
in (1- 5) results in (3- 8). Such that tC(j+i)m is the second state (Ij+O calculated ON time.
0c(i+i)s = 10° x(Nc-l)+o)X tc(i)m
tc(i+i)s = tcycie x ma x sin [10° x (Nc - 1) + ? x tc(i)m]




tc(i+i)m = tcycie x ma x sin [l0° X (Nc - 1) + ? x tc(i)m + ????20+1)5] (3- 8)
The same concept of RM is used in EQ and the ON time of state Iz occupies the
remainder of the SVM cycle. Fig. 3- 2 shows SIMULINK blocks for EQ technique.
There, ma {[ma]}, a pulse in starting of SVM cycle {[B]} and the SVM cycle number
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{[Nc_l]} are used to generate tC(i)m {[trim]} and tC(i+i)m {[tcilm]} with (3- 1) to (3- 8),
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Fig. 3- 2 :- SIMULINK blocks used in calculating states ON times for SQl-EQ.
A graphical demonstration of the calculation of the ON times for active states I¡
and Ii+i in the 3rd cycle with SQl-EQ is presented in Fig. 3- 3. The curves described by
(1-4) and (1-5) are not used in EQ. For the 3rd cycle starting at G3(i)s the t3(i)S is obtained
using (3- 2). This time is converted to angle by multiplying it with a constant and half of
it is added to the 63(1)5. This angle, 63(I)1n, generated from (3- 3) is used to obtain the actual
ON time for state I¡, which is t3(i)m on the vertical axis of Fig. 3- 3 using (3- 4).
The process of calculating I¡+i and I¡ is identical. For the ON time of state I(¡+i)
calculations the starting angle is 63(J+I)5. The angle where state I¡ is ended is calculated
from (3- 5). Then one obtains the value of t3(i+i)S from (3- 6) at the vertical axis using
03(J+I)S- This time value is converted to angle by multiplying it with a constant and half of
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it is added to 83(J+I)5 in the horizontal axis as shown in (3- 7). This angle, 03(j+i)m, is used to
obtain the actual ON time for state I¡+i on the vertical axis according to (3- 8) in Fig. 3- 3.
In SQl-EQ when ma = 0.7 the values of t3(i)m=20(^s and ?3(?+?)p1=143µ8. Active
states ON times in SQl-EQ and SQl-RM in Fig. 2- 2 are the same. The difference is that
in SQl-EQ all states ON times are known in the beginning of SVM cycle and calculated
before the SVM cycle is started. While in SQl-RM the ON time for each state is
available in its middle without opportunity of changing those ON times if they are not












03(Os 03(i)n ?'3(i+l)s 03(i+i)m ?4(i)s
rdFig. 3- 3 :- Graphical presentation for SQl-EQ in the 3r cycle of 6.
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3.2.2. Calculation of states ON times using SQl-CF
In SQl-EQ the zero state is not calculated. This can result in an ON time different
from the ON time that would be calculated as for the other active states. To solve this
problem a correction factor (Kc) is used in a scheme called SQl-CF. First, the ON times
of all states are calculated for the reference vector in the midpoint of the region where
each one will travel during estimated ON times. The values of tc(i)m and tc(i+i)m are
calculated from (3- 4) and (3- 8). The calculation of tc(Z)m is described next. The starting
angle for tz exists when I¡+i is finished using (3- 9). The estimated ON time of the tz is
obtained in (3- 10). The angle at the midpoint of this estimated ON time is calculated in
(3- 11). Finally, the updated ON time for the zero state is calculated in (3- 12).
0c(z)s = 10° x (Nc - 1) + ? x tc(i)m + ?? tc(i+1)m (3- 9)
tc(z)s = tcycie x [l - ma x sin(60° - 0C(Z)S) - ma x sin(9c(z)s)] (3- 10)
9c(z)m = 6c(z)s + f2-1 (3-11)
tc(z)m = tcycie x [l - ma x sin(60° - 0c(z)m) - ma X sin(9c(z)m)] (3- 12)
SIMULINK blocks used for implementing SQl-CF technique are shown in Fig.
3- 4. There both of tC(i)m {[tcim]} and tc(i+i)m {[tcilm]} are calculated for preliminary
estimation of active states ON times using blocks in Fig. 3-2. Then the preliminary
estimation tc(Z)m is calculated in similar procedure in Fig. 3- 4 with (3- 12). Since the sum
of those three ON times (tc(i)m, tc(i+i)m and tc(i+i)m) is likely different from the SVM cycle
(tcycie), those preliminary estimated ON times for states shall be multiplied by a Kc
defined in (3- 13). Then the final ON times for active states tc(¡)f and tC(i+i)f are calculated
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Fig. 3- 4 :- SIMULINK blocks used in calculating states ON times for SQl-CF.
The correction of active states ON times using (3- 14) and (3- 15) is done in the
beginning of a SVM cycle. That is possible because the Preliminary states ON times tc(i)m,
tC(i+i)m and tc(z)m are calculated in the beginning of the SVM cycle. The Preliminary states
ON tc(i)m and tC(i)m are multiplied with Kc to get the values of t3(¡)f and t3(i+i)f. Fig. 3- 5
shows Kc for one SVM sector cycles when ma = 0.7 in SQl-CF. Kc is varying from SVM
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Fig. 3- 5 :- Kc in one SVM sector cycles with SQl-CF and ma = 0.7.
Vector analysis in sampling is done in the beginning or the middle of the SVM
cycle. In EQ, vector analysis is also done but not in the same instant for all states. Here
two calculations from the following three calculations are done, t¡ in the middle of the
state I,, ti+i in the middle of the state I¡+ 1 and tz in the middle of the state Iz. That is defined
by the author as instantaneous calculations for the two states ON times calculated. The
third state is not presented instantaneously. In CF, all three states ON time (t¡, ti+i and tz)
are calculated by the same procedure, that is tx is calculated in the middle of the state Ix,
x= i, i+1 and z. That led the addition of those three states ON times to be different than
tcycie· Thus, they are calculated at different time instant during SVM cycle. The factor Kc
resizes the three states ON times to equal the tcycie. That is instantaneous calculations for
all three states ON times calculated by this procedure.
3.2.3. Performance of SQl-EQ and SQl-CF
Fig. 3- 6 illustrates how the index HD5.7 of the input current of the CSC varies
with the ma for the four schemes. Two when traditional states ON times calculations
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SQl-SAs and SQl-SAm are used. And, two when the states ON times are calculated with
instantaneous calculations of SV, they are SQl-EQ and SQl-CF. SQl-SAs is presenting
the worst HD5.7, followed by the SQl-SAm then SQl-EQ schemes. The best result is for
SQl-CF, which presents further reduction in HD5.7 for high values of ma.
In SQl-SAs and SQl-SAm the SV implementation is depending on the vector
analysis in the start and the middle of the SVM cycle, respectively. The SV is rotating all
the time. Implementing SVM cycle with states ON times calculated at only one instant
each SVM cycle should generate HD5.7. The instantaneous calculations for active states
in SQl-EQ are reducing HD5.7 to a certain limit. The reduction is increased when states
ON times are corrected with SQl-CF to adjust the zero state ON time, which can be seen
in Fig. 3- 6. The HD5.7 for SQl-CF when ma = 0.6, ma = 0.7 and ma=0.9 are shown in
Fig. 3- 7.
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Fig. 3- 6 :- Index HD5.7 for SQl-SAs, SQl-SAm, SQl-EQ and SQl-CF.
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Fig. 3- 7 :- Index HD5.7 in the CSC ac-side current with SQl-CF at different ma's.
When ma increased the weight of active states increase and HD5.7 due to their
inaccuracy is increased in SQl-SAs, SQl-SAm and SQl-RM. In Fig. 3- 6 and Fig. 3- 7,
HD5.7 is constant for intermediate ma (around 0.62%). And, HD5.7 is reduced in high ma.
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Exact characteristic for HD5.7 in SQl-EQ and SQl-CF can be described using one SVM
sector cycles states ON times. Resizing active states ON times in SQl-CF solves the
problem of apparent over modulation in SQl-EQ for 0.9 < ma < 1. That is noticed from
fundamental (60 Hz) current when ma = 0.7 in Fig. 2- 9 and Fig. 3- 7 (b), it is around
23.5A in SQl-SAs, SQl-SAm and SQl-CF, while it is 25.8A in SQl-EQ. In SQl-EQ for
the same ma the fundamental current is more than other techniques.
Kc resizes the first two states ON times to achieve instantaneous calculations for
all states using (3- 13) - (3- 15). For low ma, in the range of (0 < ma < 0.3), active states
ON times are small when small ma value is applied to equations (1- 4) - (1- 6). Both
active states have large variation inside SVM cycle while the zero state which is
dominant (large) in low ma has not. So, Kc ~ 1 in all SVM sector cycles for low ma when
Kc is calculated by (3- 13), Kc impact is minimum. That lead, SQl-EQ and SQl-CF
results to be similar in low ma, where HD5.7 are low in general.
For intermediate ma, in the range of (0.3 < ma < 0.7), both active states have large
variation inside the same SVM cycle. Fig. 3- 8 (a) shows Kc for one SVM sector cycles
when ma = 0.5, it varied from 0.963 to 0.999. In intermediate values of ma, Kc is reduced
and its impact appears. SQl-EQ where Kc effect is not taken into consideration results in
a sensitive HD5.7, while SQl-CF uses Kc to keep HD5.7 low with intermediate ma's.
For large ma, in the range of (0.7 < ma < 1), Kc variations have high effect in HD5.
7. Fig. 3- 8 (b) shows Kc for one SVM sector cycles when ma = 0.8, it varied from 0.923
to 0.98. As a result of more increment in Kc, SQl-EQ with high ma results in higher HD5.
7 than intermediate ma, while SQl-CF uses Kc to keep HD5.7 low. K0 variation with ma is
proving Fig. 3- 6 results for SQl-EQ, where HD5.7 increased with ma all the time.
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Fig. 3- 8 :- Kc in one SVM sector cycles when SQl-CF is used with different ma's.
There are six sectors in the ac-side line cycle. Large differences between
summations of states t¡'s and Ws in each SVM sector generates HD5.7. This difference
has an impact on HD5.7 for SQl-CF in Fig. 3- 6. Fig. 3- 9 illustrates states ON times in
each SVM cycle for different ma when SQl-CF is used. I¡ and Ii+i states ON times are tc(j)f
and tc(i+i)f, respectively. The difference between t3(¡)f and t4o+i)f gives a direct indication of
the difference between S?=?^(?)? 3^ S?=?^F+?)?- Sa?? tc(i)f = Sa?? tc(i+i)f if t3(i)f =
t4(i+i)f. Also, if t3(i)f » t4(i+i)f then S??? tc(i)f » S1=? tc(i+i)f· ^^ if ^©f « ki+W then
Xc=I tcCQf « S??? tc(i+i)f-
Fig. 3- 9 (a) shows each SVM cycle states ON times for ma = 0.2 when SQl-CF is
used. Ij, Ii+i and Iz states ON times are tC(¡)f, tC(i+i)f and tc(z)f, respectively. There, t3(i)f >
t4(i+i)f, that lead ESÎtc(i)f > S??? tc(i+i)f, the difference between both summations is not
significant because the value of active states ON times are small compared with zero state
ON time for low ma. This difference generates HD5.7 = 0.3 % when ma= 0.2 in Fig. 3- 6.
Fig. 3- 9 (b) shows the states ON times for one SVM sector cycles when ma= 0.5,
there ?3(0? » » t4(i+i)f, that lead Ic=itc(i)f >>»Ic=f tc(i+1)f. t¡'s and Ws values are
52
intermediate in this case, but the difference between their summations is big in. So, high
HD5.7 exists with intermediate ma, HD5.7 = 0.64 % when ma= 0.5 as shown in Fig. 3- 6.
Fig. 3- 9 (c) shows the active states ON times for one SVM sector cycles for ma =
0.8, there t3(i)f > Í4(i+i)f, that lead S1=?^(.?)? >S?=??f+?)?> but tne difference between
their summations is small and reduced when ma increment. So, a reduction of HD5.7 start
to appear when ma increment, HD5.7 = 0.57 % when ma = 0.8 as shown in Fig. 3- 6. Also,
S??? tc(i)f = Sa?? tc(i+i)f at ma = 1 with more reduction in HD5.7 in Fig. 3- 6.
In short, for low ma both values of t¡ and t¡+i are small and the difference between
active states ON times summations does not affect HD5.7 in SQl-CF. For Intermediate ma
this difference is high and HD5.7 increased. In high ma this difference started to be
reduced until ma = 1 where it disappeared completely. Thus, for high ma, HD5.7 reduction
occurs when ma increment take place.
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Fig. 3- 9 :- States ON times in one SVM sector cycles for SQl-CF.
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3.3. SEQUENCE TWO
3.3.1. Calculation of states ON time using SQ2-EQ
Here the zero state comes first. Its estimated ON time is calculated in the
beginning of each SVM cycle. There the angle in a given SVM cycle (C) is given in (3-
16). The zero state estimated ON time is calculated from the estimated ON times of the
active states calculated in beginning of the SVM cycle in (3- 17). The actual ON time of
the zero state is calculated in the middle of the prospected zero state in (3- 18). Then, the
final value of zero state can be calculated by (3- 19). Following the same procedure for
the second state, which is I¡ in SQ2, one can find the estimated ON time for I¡ in (3- 20)
and actual ON time for I¡ in (3- 21). The ON time of the second active state, which is Ii+i
in SQ2 occupies the remainder of the cycle in SQ2-EQ. SIMULINK blocks achieves
SQ2-EQ are shown in Fig. 3- 10, tC(z)m and tc(i)mare used to calculate the states ON times.
ec(z)s = 10 x (Nc - 1) (3- 16)
tc(z)s = tcycle X [1 - ma X sin(60° - 10° x (Nc - I)) - ma x sin(10° X (Nc - 1))] (3- 17)
ec(z)m = ec(z)s + ^p (3-18)
tc(z)m = tcyde X [l - ma X sin (ô0° - 10" x (Nc - 1) -^) - ma x sin (l0° X (Nc -I)+^)] (3- 19)
tc(i)s = tcycle x ma X sin(60° - 10° X (Nc - 1) - ? X tc(z)m) (3- 20)
tc(i)m = tcyde X ma x sin (ß0° - 10° x (Nc - 1) - ? x tc(z)m - ^f^j (3-21)
A graphical demonstration of the calculation of the ON times for states Iz and I¡ in
the 3rd cycle is presented in Fig. 3- 1 1. For a SVM cycle starting at ?3(?); t3(Z)s is calculated
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using (3- 17). This time value is converted to angle, which is used to find 93(Z)m from (3-
18). And, 93(Z)m is used to obtain the actual ON time for state Iz on the vertical axis of Fig.
3- 1 1 using (3- 19). The same calculations are done for state L using (3- 20) and (3- 21).
SVM cyd 2-DTu
[w>+ L^HS
Fig. 3- 10 :- SIMULINK blocks used in deciding states ON times for SQ2-EQ.
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,rdFig. 3-11:- Graphical presentation for SQ2-EQ in the 3ra cycle of 6.
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In Fig. 3-11, the values of 13(?)??=142µ8 and ?3(?)p?=185µ8 in the third SVM cycle
when ma = 0.7 are calculated in the beginning of SVM cycle. The same states ON times
are in Fig. 2- 5 for SQ2-RM, but are calculated during SVM cycle, which giving no
opportunity to change those states ON times if they are not yielding suitable HD5.7, which
is the case in this sequence of states.
3.3.2. Calculation of states ON times using SQ2-CF
The last state of SQ2 is Ii+i. Its estimated and updated ON times can be calculated
using the same approach described in SQ2-EQ for Iz and I¡ as follows,
tc(i+i)s = tcycie X ma X Sm[IO0 X (Nc - 1) + ? X tc(z)m + ?? tc(i)m] (3- 22)
tc(i+i)m = tcycie X ma X sin [l0° X (Nc - 1) + ? x tc(z)m + ?? tc(i)m + ??^?+1>5] (3- 23)
The final ON times for states are calculated using Kc from (3- 13) in,
tc(z)f = Kc x tc(z)m (3- 24)
tc(i)f = Kc x tc(i)m (3- 25)
SIMULINK blocks achieving SQ2-CF technique are shown in Fig. 3- 12. In this
sequence, the zero state comes first. From literature review, this sequence was rarely used
and generates high HD5.7, using zero state in the beginning of the SVM cycle generates
HD5.7 [6], [33]. In the second part of this thesis using zero state in the beginning of the
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Fig. 3- 12 :- SIMULINK blocks used in calculate states ON times for SQ2-CF.
3.3.3. Performance of SQ2-EQ and SQ2-CF
Fig. 3-13 illustrates how the index HD5.7 of the CSC input current varies with the
ma for the four schemes, SQ2-SAs, SQ2-SAm, SQl-EQ and SQl-CF. There one sees that
SQ2-SAs, SQ2-SAm and SQl-EQ schemes present high HD5.7. The best result is for
SQl-CF scheme which presents further reduction in HD5.7 for high values of ma. Again,
the SV rotates all the time and implementing SVM cycle with states ON times calculated
at one instant in each SVM cycle generates HD5.7 in SQ2-SAs and SQ2-SAm. In SQ2-
EQ the first two states Iz and I¡ ON times are calculated, while I¡+i ON time is not. When
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the instantaneous calculation of an active state L+ 1 is not achieved then HD5.7 is high for
the entire range of ma. In SQ2-CF, the ON times for all states, tz, tj and ti+i, are corrected
in the beginning of the SVM cycle, to achieve the instantaneous calculations I¡+i and
HD5.7 is low in SQ2-CF.
Same claims of HD5.7 in SQl-CF are applied to SQ2-CF with two differences.
First, the active states in SQ2 comes after the zero state and calculated late in SVM cycle
where tj+i tends to increase and t¡ tends to decrease. So, a negative difference indication
between t¡ and ti+i summation appears. And, t3(i)f « Î4(i+i)f as shown in Fig. 3- 14 when
ma = 0.5, which leads S??? tc(i)f «S1=?^(.?+?)?· Similar difference between summation
of tj and ti+i exists for one SVM sector in SQl-CF and SQ2-CF with different sign. That
does not affect HD5.7.
6








Fig. 3- 13 :- Index HD5.7for SQ2-SAs, SQ2-SAm, SQ2-EQ and SQ2-CF.
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Fig. 3- 14 :- States ON times in one SVM sector cycles for SQ2-CF when ma = 0.5.
Second difference is affecting H5.7, and can be presented as following. When
SVM is synthesized instantaneously with states ON times calculated at different times,
the SVM cycle time is different than tcycie which equal 10° electrical when NCs = 6. That
means that tcycie f tC(i)m + tC(i+i)m + tC(Z)m· Recall that when CF procedure is used for
calculating all states ON times, then tc(i)m, tC(i+i)m and tc(z)m are calculated in the middle of
their Ic(i), Ic(i+i) Ic(z) states ON times, respectively. Those are states ON time before
correction. Resizing all states ON times with Kc is achieved only after all states ON times
are calculated using (3- 13). The difference between the middle of states when EQ
concept is used for calculating all states ON times and the middle of states after using CF
states ON times is giving lack of accuracy in calculations. For earlier states in the
sequence this difference is small. For states coming later in the sequence this difference
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increased. And, states ON times come earlier are calculated more accurately than states
ON times comes later in the sequence. When active states come later after the zero state
in SQ2-CF around 0.05% increment in HD5.7 over SQl-CF where active states come
earlier is introduced. That is seen from SQl-CF curve in Fig. 3- 6 and SQ2-CF curve in
Fig. 3- 13. Also, from the H5.7 results for ma = 0.7 with SQl-CF in Fig. 3- 7 (b), H5.7 =
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Fig. 3- 15 :- Index HD5.7 in the CSC ac-side current for SQ2-CF when ma = 0.7.
3.4. Sequence three
3.4.1. Calculation of states ON time using SQ3-EQ
This sequence is presenting four segments, the first and the last are zero state,
what results in only three states transitions per SVM cycle as in the previous sequences
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with three segments. The ON time of the zero state is not divided equally between the
two segments as in the conventional technique. The duration of the first segment is equal
to half of the zero state ON time calculated using the estimate and update approach
described for SQ2. The estimated ON time is calculated in (3- 26). Then, it is updated at
the midpoint of this segment, resulting in (3- 27).
tc(zi)s = ^f1 x [1 - ma x sin(60° - 10° X (Nc - I)) - ma x sin(10° x (Nc - 1))] (3- 26)
tc(zi>m = ^ x [l - ma ? sin (60° - 10° ? (Nc -I)- ^?^) - ma ? sin (l0° x (Nc - 1) + ^??] (3- 27)
The second state to be used in this sequence of states is I¡. Its estimated value is
obtained at the end of the first segment of the cycle in (3- 28). The update ON time of
state Ii is calculated in (3- 29). The same approach is used for calculating the estimated
and updated ON times of I¡+i in (3- 30) and (3- 31). The second half of zero state
occupies the remainder of the cycle.
tc(i)s = tcycie xmax sin(60° - 10° x (Nc - 1) - ? x tc(zl)m) (3- 28)
tc(i)m = tcycie * ma X sin (?0° - 10° X (Nc - 1) - ? x tc(zl)m - ^p*) (3- 29)
tc(i+i)s = tcycie x ma X sin[10° x (Nc - 1) + ? x tc(zl)m + ?? tc(i)m] (3- 30)
tc(i+i)m = tcycie x ma x sin[10° x (Nc - 1) + ? x tc(zl)m + ?? tc(1)m + ??^+*](3- 31)
SIMULINK blocks for SQ3-EQ are implemented in a similar way of Fig. 3- 2 and
Fig. 3- 10, using equations (3- 26) to (3-31) in sequence. States tzi, t¡, ti+i and X72 ON times
are introduced in Fig. 3- 16 when ma = 0.7, that is the same values obtained when SQ3-
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Fig. 3- 16 :- States ON times when SQ3-EQ is used and ma =0.7.
3.4.2. Calculation of states ON times using SQ3-CF
The same approach presented in SQl-CF and SQ2-CF is applied to find states ON
times in SQ3-CF. The duration of the last segment is the half of the duration of Iz, and is
called X^. The estimated and updated ON times for this segment can be calculated as,
tc(z2)s = "IT x [1 - ma x sin(60 - 6c(z2)s) - ma x sin(9c(z2)s)] (3- 32)
Where, 9c(z2)s = 10° X (Nc - 1) + ? X tc(zl)m + ? X tc(1)m + ? X tc(i+1)m (3- 33)
tc(z2)m = %^ x [1 - ma x sin(60 - 0c(z2)m) - ma x sin(0c(z2)m)] (3- 34)
And, ?c(z2)m — 9c(z2)s + MXtc(z2)s (3-35)
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It should be noted that tc(Z)m = tc(Zi)m + tc(z2)m· And that, the final ON times of the
four segments can be obtained by multiplying the updated values with Kc from (3- 13)
and the final ON times are,
tc(zi)f = Kc x tc(zl)m (3- 36)
tc(i)f = Kc x tc(i)m (3- 37)
tc(i+i)f = Kc x tc(i+1)m (3- 38)
The SIMULINK blocks for SQ3-CF are implemented with a procedure similar to
Fig. 3- 4 and Fig. 3- 12 using equations (3- 32) to (3- 38) in sequence.
3.4.3. Performance of SQ3-EQ and SQ3-CF
Fig. 3-17 illustrates how the index HD5.7 varies with ma for the four schemes,
SQ3-SAS, SQ3-SAm, SQ3-EQ and SQ3-CF. There SQ3-SAs and SQ2-SAm present high
HD5.7. Perfect HD5.7 results are obtained with SQ3-EQ and SQ3-CF, the improvement
offered by the SQ3-EQ and SQ3-CF schemes is substantial for this specific sequence.
SQ3-CF still presents an improvement over SQ3-EQ. Also, in high ma over modulation
effect obstacle presented by SQ3-EQ does not exist anymore in SQ3-CF. The best result
overall is accomplished with SQ3-CF with a maximum HD5.7= 0.44 % for ma = 1.
Kc variations in SQ3-CF for ma = 0.5 and ma = 0.8 are illustrated in Fig. 3- 18.
Unlike SQl-CF and SQ2-CF, here Kc does not vary from one SVM cycle to the other
inside the same SVM sector, when ma = 0.5 Kc ~ 0.981 and when ma = 0.8 Kc ~ 0.952.
That leads to a balance states ON times error for uncorrected scheme SQ3-EQ. In SQ3
small Kc variation between SVM cycles and high Kc value in general for all SVM cycles
reduce HD5.7 for SQ3-EQ in Fig. 3- 17.
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Since Kc is nearly fixed inside the SVM sector in SQ3-CF, it varies only with ma.
K0 can be achieved by a procedure suitable for on-line operation with look up tables.
t(Zi)m, t(i)m and t(i+i)m can be multiplied with a value varying with ma in a look up table to
calculate t(zi)f, t(,)f and t(¡+i)f, there Kc = 0.981 when ma = 0.5 and Kc = 0.952 when ma =
0.8. By this procedure, the computation effort in SQ3-CF is similar to SQ3-EQ.
The difference between summations of states t¡ and t¡+i ON times in each SVM
sector is almost zero in SQ3-CF independent on the value of ma. Fig. 3-19 illustrates the
symmetry assessment for SQ3-CF when ma = 0.5, there t3(¡)f = t4(¡+i)f and
S?=? tc(i)f =Ic=itc(i+i)f that lead SQ3-CF to ideally present no HD5.7, HD5.7 = 0.44 %
when ma= 1 and less for others in Fig. 3- 17. Also, in SQ3-EQ, large and nearly fixed Kc
and symmetry assessment between active states are keeping HD5.7 low for ma < 0.9.
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Fig. 3- 18 :- Kc values in one SVM sector cycles for SQ3-CF.
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Fig. 3- 19 :- Symmetry assessment in SQ3-CF when ma=0.5.
Cycle 6
The reason for the remainder HD5.7 < 0.44% in SQ3-CF is described as follows.
Since, fcycie ~ 2k Hz a small HD5.7 resulted from the sequence of calculation process,
correction is achieved after all states ON times are calculated without correction. If each
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state ON time is corrected after calculated then its uncorrected value will not affect the
following states ON times and HDs-7% ~ 0%, which was not achieved. Fig. 3- 20
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Fig. 3- 20 :- Index HD5.7 in the CSC ac-side current for SQ3-CF when ma= 0.7.
3.5. Experimental results
In this chapter the simulation results are obtained with a step time of 0.5µ8. Also,
the snubber circuits and overlap period effects are neglected. Comparing HD5.7 in a real
CSC and simulated one will not be effective in this step. Instead, experimental
verification is carried out to validate the simulation results presented and to identify any
constraints imposed by the proposed techniques for practical hardware implementation.
An experimental set-up based on a digital signal processor (DSP) development kit
from dSPACE (DSl 103), that operates with a sampling frequency of 18k Hz was built.
The SIMULINK files used for the simulations were converted to DSP code by Real Time
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Interface (RTI) and downloaded to the DSP. It was found that the minimum step-size
(sampling time) that could be successfully used independent on states ON times
calculation method, without task over run, was 25µ8. The extra steps used by the
proposed methods did not add a significant computational burden to the DSP, what could
affect the accuracy of the calculated on times more than for the standard methods. On the
other hand, if the switching pattern is changed every 25 µ8 that is not fast enough to verify
the advantages of the proposed techniques for a CSC operating at a 60 Hz grid. That
causes HD5.7 to be higher than those in simulation for all combinations of sequence of
states and ON times calculation schemes.
Thus, the performance verification at the experimental level was carried out for a
CSC connected to a fictitious 6Hz ac-side grid. The gating signals of a CSC legs,
obtained from the dSPACE interface box, were used to build the ac-side current of one
CSC phase. If the top (bottom) switch is on, the ac side current flowing towards the CSC
is positive (negative). If they are either on or off, the ac side current in that phase is zero.
Assuming that the dc-side current presents low harmonic distortion, this can give a good
indication of the ac side current waveform and harmonic spectrum.
Fig. 3-21 shows the ac-side current waveform and harmonic spectrum when
SQl-SAs is used with ma = 0.7. The magnitude of the fundamental component in the
harmonic spectrum is 100%. The HD5-7 is equal 3.65%, very close to that shown in Fig.
2- 9 (a) for SQl-SAs. Fig. 3- 22 shows the same waveforms but using SQl-CF. The
resulting value for HD5.7 is equal 0.795 %. Again, it is very close to the value shown in
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Fig. 3- 21 :- Ac-side CSC current when SQl-SAs is used with ma= 0.7 and fgrid= 6 Hz.
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Fig. 3- 22 :- Ac-side CSC current when SQl- CF is used with ma= 0.7 and fgrid = 6 Hz.
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3.6. Conclusion
The non-characteristic LOH, especially HD5.7, which appears in LSF-SVM-CSC,
has been reduced by a new procedure in this chapter. New equations for the states ON
times calculations have been proposed, that is called EQ. Those equations vary with the
states sequence to achieve instantaneous calculations for states. An instantaneous
calculation means that each state ON time is calculated according to the value of its ON
time in the middle of the existing period. Simulation results have shown that this
approach results in a reduced LOH. If the calculated ON times are further adjusted to fit
in the SVM cycle, the harmonic distortion is significantly reduced compared to previous
ON times calculation methods. A states sequence that results in a maximum HD5.7 of
0.44% when used with the proposed scheme has been identified. Also, a procedure
suitable for on-line operation with look up tables is proposed. The superior performance
of the proposed techniques was also demonstrated with an experimental set-up based on a
commercial DSP development kit. A 6 Hz grid was used in this case, because the
relatively high minimum sampling time allowed by the dSPACE (DS-1 103) system
(25 µe), significantly increased the harmonic distortion of all SVM schemes making a




4. Minimizing LOH in LSF-SVM-CSC with MHT
TECHNIQUE
4.1. INTRODUCTION
Large reduction in HD5.7 at the CSC ac-side current is achieved by new
techniques of calculating states ON times in this chapter. From chapter two, one can
conclude that SQ3-RM concept is presenting a good HD5.7 result. This chapter is started
by an investigation in SQ3-RM. Then a technique calculating all states ON times when
the state changing from one active state to the other in SQ3 is introduced, which are
called RT. Both techniques are effective in reducing HD5.7 to a certain limit when overlap
period and input ac-side filter design are not taken into consideration. The ac-side filter
design basic concepts were presented in [53].
Then, Minimum Harmonics Tracking (MHT) technique for calculating states ON
times in LSF-SVM-CSC is proposed. The Tracking technique adjusts states ON times
once per four ac-side line current cycles to give the least HD5.7 with feedback concept.
MHT is suitable for CSCs with ac side filters that amplify 5th or 7th harmonics or both
with different values.
The ac-side current position during overlap period was investigated in [54]. In the
CSC with large overlap period, the power factor (PF) affects HD5.7. One variable MHT
can be used in this case with acceptable HD5.7. Two variables MHT technique for active
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states ON times inside SVM cycle is proposed to give the least possible HD5.7. Finally,
experimental investigation with 6-switches SVM-CSC is introduced. In this chapter
major issues of MHT are presented. More details and different operating conditions for
the concepts proposed in this chapter can be found in [55].
4.2. Direct states ON times calculations with LOH
4.2.1. Middle states ON times calculations
One can conclude from chapter two that SQ3-RM reduces HD5.7 to one of the
lowest values presented thus far. Improvement over SQ3-RM has the potential for
virtually eliminating HD5.7. Since only SQ3 is used in this chapter, RM will be written
instead of SQ3-RM. Although RM technique calculates each state ON time at a certain
instant which is different than the other states, but a complete sector view presented in
chapter three proves that, the symmetry between both active states ON times inside each
SVM sector with respect to its midpoint was a main issue. In other words, RM techniques
average time of the first active state I¡ (t¡) and average time of the second average state Ii+i
(ti+i) are equal inside every single SVM sector which satisfy (4- 1).
ENÍS=iti(Nc)=X^S=1ti+1(Nc) (4-1)
Such that, ti (Nc) and ti+i (Nc) are states I¡ and Ii+i ON times in cycle Nc. RM have
instantaneous calculations for active states, as shown in Fig. 4- 1 when ma = 0.7. But
states ON times are not calculated at the same instant inside SVM cycle and (4- 2) is
correct if RM concept is used to calculate all states ON times.
tcycle ^= tc(zl)m + tC(j)m + tc(i+1)m + tC(z2)m (4- 2)
Where tc(y)m is the state Iy ON time for SVM cycle C, calculated in the middle of state.
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To avoid inequality in (4- 2), the same calculation process cannot be used for the
last state ON time (t^) calculation. And, a relatively small magnitude of HD5.7 resulted
from that tzi F t^ as shown in Fig. 4- 1 . On the other hand, SAm technique calculates
states ON times at the same instant in the middle of SVM cycles, which give unsuitable
ON times for all states and high magnitude of HD5.7.
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Fig. 4- 1 :- RM technique states ON time calculations in the 3rd SVM cycle, ma = 0.7.
4.2.2. States ON times calculations during transition point
Calculating active states ON times at the same instant makes tzî ~ tz2. This
technique is called Record Transition (RT), both active states ON times are calculated at
active states transition point 6(i+i)S, the point where the ON state is changed from I¡ to Ii+i
in SQ3. In RT, ON times calculation instant is the same for active states inside each SVM
cycle. And, it is varying from one SVM cycle to the other inside the same SVM sector.
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Fig. 4- 2 presents the concept behind RT technique in the 3 rd SVM cycle of 6
SVM cycles when ma= 0.7. There, dashed curves are representing t¡, t¡+i and tz from (1-
4), (1- 5) and (1- 6), respectively. Active states ON times are calculated at the same
instant, when the ON state is changed from Ii to I¡+i, that is 0(i+i)s point, at this instant t¡ =
181.5µ8, ti+i = 140.5µ8. That give (tzi = 71 µß) ~ Ct22= 70µ8).
RT satisfies the symmetry condition presented in (4- 1). Besides, active states ON
times are calculated at the same instant. Also, the point at which active states are
calculated leads to partially instantaneous calculations for SV. Instantaneous calculations
is achieved only with RM, where t¡ is calculated at 0(¡)m and t¡+i is calculated at 0(¡+i)m. RT
active states ON times are calculated at 0(i+i)S between 0Qn, and 0(i+i)m where t¡ and tj+i,
respectively, are calculated for RM with instantaneous calculations for SV, that can be
called partial instantaneous calculations for SV.
t3(i)=181.5uf
<3(?>=140-5^
Active states transatto™ instant from L to
f. continuousV tMcontState I. on time nuous
t continuous
State L+1 on time
_tjm£l81. 5us W"™ t 12 = 70 us
J(i)m ?p(i+ l)s o(i+l)m
Fig. 4- 2 :- RT for one SVM cycle, 3rd cycle of 6 cycles when ma = 0.7.
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4.2.3. Performance comparison between direct techniques
A performance comparison between four states ON times calculation techniques
with SQ3, i.e. SAs, SAm, RM and RT, is introduced in Fig. 4- 3. In those techniques, all
states ON times calculating instants inside SVM cycles have a predefined procedure.
Therefore, they can be called direct techniques. Operating conditions for 0.1 < ma< 0.9
will be taken into consideration. For ma < 0.1 some inaccurate measurements of HD5.7 are
found and for ma > 0.9 over modulation issue appears in RM, what complicates the
procedure to get the least HD5.7. In general, RM and RT states ON times calculations







Fig. 4- 3 :- Index HD5.7 for direct techniques of SQ3, i.e. SAs, SAm, RM and RT.
75
4.3. One variable MHT technique
4.3.1. Tracking technique concept
From the previous section, one can arrive to the following conclusion. The least
HD5.7 can be reached if all states ON times are calculated at the same instant, symmetry
between t¡ and t¡+i is achieved with (4- 1) and the SV is calculated instantaneously. RM
technique gives low HD5.7 because SV was calculated instantaneously and (4- 1) was
satisfied, but least HD5.7 was not reached yet because states ON times were not calculated
at the same instant. On the other hand, RT technique also gives low HD5.7 because states
ON times were calculated at the same instant and (4- 1) was satisfied, but least HD5.7 did
not reach yet because SV was partially calculated instantaneously.
Instants where active states ON times are calculated inside SVM cycle to give the
least HD5-7 should be near each other as possible and almost presents SV instantaneously
while (4- 1) is satisfied. A variable X which can be adjusted to reach the least HD5.7 is
presented. X is the distance between active states transition point in SQ3 at 0(¡+i)S and
each active state ON time calculating instant as a percentage of this active state ON time.
In (4- 3) X is presented as a function of four times periods A, B, C and D, they are
introduced in Fig. 4- 4 when ma = 0.7 and X = 0.3, there t¡ = 188µ8e?, t¡+i = 145µ8, tzi =
71µ3 andtz2 = 59µ8.
X = -=- (4-3)BD ? '
If RM is described with the variable X. then X = 0.5. While for RT X = 0. That
means, HD5.7 for the case when X = O (RT) and for the case when X = 0.5 (RM) are
shown in Fig. 4- 3. One value of 0 < X < 0.5 for each ma may result in less HD5.7. That
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was confirmed by measuring HD5.7 for different values of X. The target is selecting X
which leads to the least possible value of HD5.7.
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Vf>=M5us
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Fig. 4- 4 :- Variable X definition using A, B, C and D in the 3rd SVM cycle when ma =
0.7 and X = 0.3.
Fig. 4- 5 describes SIMULINK blocks measuring HD5.7 on-line during operation.
After states ON times changes, four ac-side current line cycles are required to measure
the correct values of fundamental (1st), 5th and 7th current harmonics by discrete Fourier
blocks. Those current harmonics are used to measure HD5.7 with (2- 1).
Fig. 4- 6 presents a typical relation between HD5.7 and X, when X was changed
manually in a simulation program started from X = O and increasing towards X = 0.5.
HD5.7 was reduced until a certain value of X where HD5.7 started to increase again. There
is one value of X has the least HD5.7 for each operating condition. When X is gone far























MHT(X) (Minimum HD5-, X)
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Fig. 4- 6 :- Minimum Harmonics Tracking (MHT) concept.
For simplification, MHT will be used instead of (single variable MHT). MHT
technique measures the value of HD5.7 using Fig. 4- 5 blocks and (2- 1). Then, it tries to
search for the value of X with the least HD5.7. MHT technique perturbs X (increasing or
decreasing by a small value) and measures HD5.7 resulting from the new X after four ac-
side line current cycles. Then MHT either increase or decrease X to reach the least HD5.7.
MHT concept is described in Fig. 4- 6. There if HD5.7 is decreased when X is decreased
MHT technique continues decreasing X. If HD5.7 is decreased when X is increased MHT
technique continues increasing X. In this way, one can reach the least HD5.7.
78
MHT logic with SIMULINK is presented in Fig. 4- 7. In MHT model, HD (K),
HD (K-I), X (K), and X (K-I) are triggered blocks of sample and hold. When the edge of
the pulse generator appears, what happened every four ac-side current line cycles, the
present HD (k) subtracts the previous HD (k-1) and the result passes through a sign unit.
Similar blocks are applied for the X channel. The results of the two channels are
multiplied to determine the perturbation direction. If HD and X increase or decrease
simultaneously the product is 1 , which means that X should decreases by one step, that
can be obtained by multiplying the perturbation step size with the perturbation direction.
If they change in opposite way X should increase by one step. Selected perturbation step
for X is 0.02, this value can be reduced on the expense of the time required to reach the
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Fig. 4- 7 :- SIMULINK model for MHT technique.
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Since RM gives better result than RT in Fig. 4- 3, it is preferable to start MHT
with X = 0.5, that is the X for RM. Xnew is used as a new X input. And, HD is measured
using Fig. 4- 5. Both become ready to change X after four ac-side line cycles. Fig. 4- 8
illustrates how X is used to decide states ON times in one and two variables MHT
technique. In one variable MHT, proposed in this section, Xi = X2 while in two variables












Half SVM cycle pulse
started wi I h SVM sector
X1_UBed.0.05<X_used<0.95.
Fig. 4- 8 :- SIMULINK model used to calculate states ON times using Xi and X2.
4.3.2. One variable MHT for CSC ac-side current
MHT in this subsection is reducing the CSC ac-side current HD5.7, not include ac-
side filter. Fig. 4- 9 presents a performance of RM, RT and MHT techniques. MHT
presents the best performance, MHT results were recorded at different X for each ma.
Perturbation of X does not affect operation during transient because states ON times are
slightly changed while states position and sequences are fixed. The accuracy permitted by
HD5.7 measurement is 0.01%. In Fig. 4- 10, ma = 0.7 for 1.5s, then ma = 0.5 for the
following Is. The value of X is in the upper window, HD5-7 is in the middle window and
both OfHD5 and HD7 from (4- 4) are in the lower window.
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HD5 = -^2 100 % , HD7 = -2Í2 100 % (4- 4)
'(1st) '(1st)
In Fig. 4- 10,X = 0.5 is selected in starting, when ma = 0.7 that resulting in HD5.7
= 0.28%. This case can be seen from RM curve in Fig. 4- 9 when ma = 0.7. MHT
perturbing X to decrease HD5.7 gradually, which is achieved by decreasing X until X =
0.32 and HD5.7 = 0.15%, which can be seen from MHT curve in Fig. 4- 9. If X is
decreased beyond 0.32 then HD5.7 increases again. MHT selects X = 0.32 when ma= 0.7,
what takes around 0.6s. In Fig. 4- 10, after 1.5s from starting ma = 0.5. MHT technique
selects X = 0.3 with HD5.7 = 0.1% as least HD5.7 when ma= 0.5, which can be seen from
MHT curve in Fig. 4- 9 when ma= 0.5. Fig. 4-11 illustrates the importance of deciding
the best states ON times when ma= 0.7, MHT reduces HD5.7 to 0.15% from 3.44% in Fig.
2- 13 (a) for SQ3-SAs, that is 96% reduction. IfMHT is compared with SQ3-RM in Fig.
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Fig. 4- 10 :- MHT technique reduces HD5.7 in CSC ac-side current when ma= 0.7 for 1.5s
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Fig. 4-11 :- Index HD5.7 in the CSC ac-side current with MHT technique and ma = 0.7.
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4.3.3. One variable MHT for filtered CSC ac-side current
Until now equations in chapter three can be used instead of the complex MHT.
The complexity is resulted from a feedback HD5.7 measurement. In the remainder of this
chapter, two important aspects will be taken into consideration. They are ac-side filter
design and the mandatory overlap period. Both aspects affect HD5 and HD7 differently,
that supports the usage of MHT more than SQ3-CF. Yet, the straightforward approach
presented in SQ3-CF is preferable when the slight reduction in HD5.7 is not necessary.
Let's start by the ac-side filter effect on HD5.7. UPF between ac-side filter
capacitor voltage for phase A (V3) and modulation index for phase A (ma) is assumed in
this section. PF variation will be considered later on. In LSF-SVM-CSC the ac-side filter
design is a challenge when fcycie = 2160 Hz. The damping resistance will be fixed to 1O.
When traditional SQl-SAs is used, then 9 pu (3mH & 30µ?) cut-off frequency 2nd order
ac-side current filter could not provide enough attenuation around switching frequencies
component. Fig. 4- 12 (a) shows attenuation of around -23db for switching frequencies
component. Fig. 4- 13 presents the ac-side harmonics spectrum with 9 pu filter when
traditional SQl-SAs is used. There, 5th, 7th, 11th, 13th and switching harmonics values are
high. That leads to high distortion with THD = 8.9% for ac-side current in the PCC when
ma = 0.7 and UPF. Fig. 4- 12 (a) shows that 5th and 7th harmonics are amplified by 3.3db
and 8.3db when a 9 pu filter is used.
A filter between 5pu and 7pu cannot be used to reduce THD, although they can be
able to attenuate switching frequencies harmonics to the permitted level, since it would
amplify the 5th and 7th harmonics due to the resonance phenomenon as shown in Fig. 4-
14 when a 5.93pu (4mH & 50µ?) filter is used. In this case THD = 1 1.6% was recorded.
83
A 10% tolerance in the values of the power side component is not uncommon. That can
change the designed cut-off frequency during operation, where 4mH ± 10% = 4.4mH or
3.6mH, 50µ? ± 10% = 55µ? or 45µ?. That will lead 5.93pu filter to vary between
around 5pu (4.4mH & 55µ? = 5.3pu) and around 7pu (3.6mH & 45µ? = 6.6pu).
The traditional solution for the difficulties of adjusting the exact filter cut-off
frequency is using around 3pu bulky filter (2.97pu) with (8mH & ???µ?) [6]. Fig. 4- 12
(b) shows that 5th, 7th and switching frequencies are attenuated by -5.3db, -13.2 db and -
43.3db, respectively, when 3pu filter is used. That leads when SQl-SAs is used to a good
harmonic spectrum with THD = 1.8% in Fig. 4- 15. But a large costly LacCac filter is












Frequency (Hz) Frequency (Hz)
(a) A 9pu filter. (b) A 3pu filter.
Fig. 4- 12 :- The effect of ac-side filter on 5th, 7th and switching frequencies harmonics.
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Fig. 4- 13 :- THD in CSC filtered ac-side current with SQl-SAs, 9 pu filter and ma= 0.7.
-40
0.2004 0.2032 0.206 0.2088 0.2116 0.2143 0.2171
Time (s)











360 720 1080 1440 1800 2160 2520 2880
Frequency (Hz)
Fig. 4- 14 :- THD in CSC filtered ac-side current with SQl-SAs, 5.93pu filter and ma=0.7
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Fig. 4- 15 :- THD in CSC filtered ac-side current with SQl-SAs, 3 pu filter and ma= 0.7.
Small ac-side LacCac filters with cut-off frequencies between 5pu and 7pu are
capable of providing enough attenuation to the switching harmonics. They can be used if
the HD5.7 in the CSC ac-side current is reduced to virtual elimination point. Both of RM
and RT with simple states ON times calculations give HD5.7 < 1% in CSC ac side current.
MHT with feedback process gives less HD5.7, there HD5.7 is measured and MHT makes a
decision, which permits reaching the least HD5.7. So, MHT should be more effective than
RM and RT if one uses a filter amplifying either 5th or 7th or both by different values,
amplify both by the same value using in between cut-off frequency can be proposed
theoretically, but in reality it is not possible since Lac and Cac filter values are not
guaranteed to be fixed with operation. Also, the ac-side filter is connected to the PCC
which may lead to vary Lac and cut-off frequency.
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Let's use 5.93pu accurate filter as an example while ma= 0.7 for 1.5s, then it is
varied to ma = 0.5 for Is. Fig. 4-16 shows how MHT technique is able to reduce HD5.7.
Fig. 4- 17 showing that THD = 1.86% when ma = 0.7, this THD is similar to THD when
3pu filter and SAs-SQl are used. That mean a small size LaeCac filter with around 6pu can
be used along with MHT to reach a good harmonic spectrum. However, it is important to
identify the effects of having inaccurate LacCac values on the filter's performance. An
investigation of what is the result of using around 7pu filter with MHT in THD value is

















Fig. 4- 16 :- MHT technique reduces index HD5.7 in filtered ac-side current when ma= 0.7
for 1.5s then ma = 0.5 for Is.
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Fig. 4- 17 :- THD in CSC filtered ac-side current with MHT, 5.93pu filter and ma = 0.7.
HD5.7 for different ma values for RM, RT and MHT techniques when 6.8pu (50µ?
& 3mH) filter is used are shown in Fig. 4- 18. MHT technique gives HD5.7 < 0.6%. Other
techniques have low HD5.7 at CSC ac-side current in Fig. 4- 9, but they are not ideal for
LSF-SVM-CSC with 6.8pu filter when ma is changing. The best values of X gives the
least HD5.7 for MHT are marked by arrows in Fig. 4- 18, where the accuracy is ??=0.01.
In Fig. 4- 19, when a 6.8pu filter is used and ma = 0.8 for the first 1.5s, the best
value of X which is reached after around 0.5s is X = 0.36 with HD5-7 = 0.46%. The
operating condition is changed after 1.5s to ma = 0.4, then the best value of X is 0.22 with
HD5.7 = 0.22%). One can conclude that the larger the variation of ma the larger the
variation of the best X. Recall that when ma was varied from ma = 0.7 to ma = 0.5 the
variation in X was less. Fig. 4- 20 shows for 6.8pu filter when ma = 0.8 both of HD5.7 =
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Fig. 4- 19 :- MHT technique reduces HD5.7 in the filtered ac-side current.
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Fig. 4- 20 :- Index HD5.7 and THD with MHT and 6.8pu ac-side filter at ma = 0.8.
4.4. The overlap period effect on HD5.7
In the previous section the transition of current between GTOs was proposed to be
instantaneously, which is not practical in CSCs. In CSC a commutation (overlap) period
is essential to ensure that there is no danger of being no path for the dc link current, to
avoid overvoltage [6]. The overlap period should be long enough to turn on the
previously off switch before turning off the conducting switch [6]. During the overlap
period two GTOs, either of the lower or the upper group, should be ON but the dc-side
current is in only one GTO. The current commutation between any two GTOs depends on
the polarity of the line voltage between the two phases commutating those GTOs and
consequently depends on the PF. The exact commutation instance occurs either at the
beginning or at the end of the overlap period [54].
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However, ambiguity in the exact commutation instance due to mandatory overlap
period implies uncertainty in the switch current, and subsequently the ac-side line current
during the overlap periods. Thus for this period, the magnitude of the ac-side line current
is not under the direct control of the SVM scheme, but it is controlled by the ac-side line
capacitor voltages. That should affect the ac-side line current. The effect of overlap
period in the fundamental ac-side current value was covered in [54]. Overlap period was
not considered in the SVM concept. So, it affects the current harmonic spectrum and the
index HD5.7 as well, that will be considered here. CSCs based on GTOs need from 5µ8 to
10µ8 overlap period. RM or RT or MHT techniques should be used to reduce HD5.7.
Although MHT is adapted in this section, but description in MHT is complicated due to
X variations. Since RT is easier for description, let's describe the overlap period effect on
LSF-SVM-CSC when states ON times are calculated using RT and ma = 0.5.
Suppose that the SV, which rotates by constant speed, is in the cycle three of the
sector one with ma = 0.5 and 10µ8 overlap period. Referring to Fig. 1-3, states L, I¡+i and
Iz in sector one are represented by Ii (Sl and S2), h (S3 and S2), I9 (S5 and S2),
respectively. In Fig. 4-21, RT concept is presented with and without the overlap period.
If the overlap period is not taken into consideration the current pass in CSC switches as
recommended by SVM. However, in reality the overlap period is used. And, the switch
that conducts during the overlap period is depending on the voltage polarity what can
have a detrimental effect on the HD5.7. For instance in Fig. 4-21, if the PF angle causes
Va > Vc > Vb then the overlap period will cause actual t¡ to increase by the overlap period
time while actual t¡+i is reduced by the overlap period time. And, tzi and X72 have no
changes. So, Sl conducts current for longer time and S3 conducts current for less time
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than what is described by ideal RT. Also, if the PF angle causes Vb > V3 > Vc then the
overlap period causes actual t¡+i to increase by overlap period time while actual tZ2 is
reduced by overlap period time. The actual t¡ and tzi have no change. So, S3 conducts
current for longer time and S 5 conducts current for less time than what was described by
ideal RT. Each voltage polarity results in variations of states ON times with respect to the
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Fig. 4-21 :- Overlap period effect on RT technique for one SVM cycle (3 rd cycle) in
SVM sector one when ma = 0.5.
4.4.1. One variable MHT for CSC filtered ac-side current
WITH OVERLAP PERIOD
In the ideal CSC, the variations in the PF do not affect that much the value of X
where least HD5.7 is found. But if the overlap period effect is taken into consideration,
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which is the case in the real CSC, the PF effects on the states ON times appear as
described in Fig. 4- 21. In this case, PvM and RT are not sufficient to reduce HD5.7 for
LSF-SVM-CSC, especially with ac-side filters with cut-off frequency more than 3pu (5pu
to 9pu). That is because in those cases the duration of current flow in CSC switches will
not depend only on ma but also on PF.
Complex analysis should be done to know where the current is during the overlap
period. In this case, one may use a very complex technique that varies states ON times
with PF after an analysis of the current position depending on the line to line voltage
polarity, not used. Or, use a tracking technique in reducing HD5.7. Thus, the MHT perturb
X without knowing where the current is during the overlap period and observe HD5.7 is a
suitable procedure. Unlike the previous section where the best X is between 0 and 0.5,
when the overlap period is taken into consideration one cannot anticipate the value of X
and the SIMULINK model should be slightly modified accordingly.
In this section an ac-side filter with a 6.8pu cut-off frequency, 5µß overlap period
and ma = 0.7 are used. The 6.8pu filter amplifies HD5.7 at the PCC. The 5µe is common in
GTOs based CSCs. Fig. 4- 22 illustrates the results when MHT technique is used to
reduce HD5.7. It starts with PF = 0.5 lagging for 1.5s, the ma (Ia.ref) lags the capacitor
voltage (Va) by 60°. Then, the PF is changed to 0.866 leading, ma leads V3 by 30°. There,
although ma is not changed, the PF variation with overlap period effect changes the best
value of X. The operation starts with X = 0.5, then MHT searches for the value of X with
least HD5.7. When PF = 0.5 (lagging) the best X = 0.26 with HD5-7 = 2.23%. When PF
changes to 0.866 (leading), then HD5.7 is reduced by a self adjustment from MHT, by
increasing X towards X = 1 and settling at X = 0.76 with HD5.7 = 1.38%, instead of
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keeping O < X < 0.5, as it is the case when overlap period is not taken into consideration.
If large overlap period exist, then states ON times calculation with single variable MHT
concept is still reducing HD5.7 to an acceptable limit.
Fig. 4- 23 (a) illustrates the phase shift between V3 (distorted waveform) and
ma=0.7 (Iaref) for phase A when the PF = 0.5 (lagging). Also, Fig. 4- 23 (b) illustrates
HD5.7 for the current waveform. Although ac-side filter amplified the HD5.7, the MHT
technique results in HD5.7 < 3%. Fig. 4- 23 (b) results for HD5 and HD7 can be also seen





Fig. 4- 22 :- MHT reduces HD5.7 in the filtered ac-side current with 6.8 pu filter, 5 µß
overlap period and ma = 0.7, PF = 0.5 (lagging) for 1.5s then PF = 0.866 (leading).
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Fig. 4- 23 :- Investigation for single variable MHT when PF = 0.5 (lagging) and ma = 0.7.
4.4.2. TWO VARIABLE MHT FOR CSC FILTERED AC-SIDE CURRENT
WITH OVERLAP PERIOD
When the overlap period is neglected, there is symmetry between active states ON
times for SQ3 when one of SAm, RM, EQ, CF, RT and MHT techniques is used. This
means that, the average of t¡ and tj+i are equal, Zcíftc(i) ~XcSÎtc(i+i)· With Overlap
period, depending on the PF t¡ and/or t¡+i for each SVM cycle may be changed. Then,
SAm, RM, EQ, CF and RT techniques for SQ3 are presenting HD5.7 due to
unsymmetrical between t¡ and t¡+i, when overlap period is taken into consideration.
Single variable MHT ties the pre-overlap t¡ and the pre-overlap t¡+i together with
(4- 4) and Ec^itc(i) F Xcîîtc(i+i) after overlap effect appears. That prevents reducing
HD5.7 under a certain limit for certain values of PF, which is clear in Fig. 4- 22 with
6.8pu filter when ma = 0.7 and PF = 0.5 (lagging) for the first 1.5s, where HD5.7 is more
than 2%. A separation between t¡ and t¡+i calculations is proposed in this subsection. If
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X1 = -, X2 = -1B ¿ D
symmetry is lost due to the overlap period then there are two variables Xi and X2
represented in (4- 5), instead of (4- 4).
(4- 5)
To implement the two variables MHT concept, SIMULINK blocks in Fig. 4- 24
are used. There, Fig. 4- 7 blocks are used in two similar subsystems, one for Xi-new and
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Fig. 4- 24 :- SIMULINK model for two variables MHT.
In the previous subsection, Fig. 4- 22 showed high HD5.7 with PF = 0.5 (lagging)
and ma = 0.7, more than the other case. So, this case is selected for the two variable MHT
investigations. In Fig. 4- 25, two variables MHT is applied for PF = 0.5 (lagging) and ma
= 0.7. On can note in Fig. 4- 25 that, two variables MHT starts as a single variable MHT
for the first 1.33s, that mean Xi = X2 and (4- 5) can be simply written as (4- 4). Then X2
96
is fixed while Xi is changed for the second 1.33s, which is enough for the tracking
process to reach the required Xi. After 2.66s from starting instant, Xi is fixed while X2 is











Fig. 4- 25 :- Two variables MHT technique reduces index HD5.7 in the filtered ac-
side current with 6.8pu filter and 5µe overlap period, ma = 0.7 and PF = 0.5 (leading).
Varying Xi and X2 followed by varying only Xi then varying only X2 should be
repeated over and over, to create two variable MHT deals with the operating conditions
variations. Fig. 4- 25 is shows Xi and X2 variation for 3.5s along with HD5.7, HD5 and
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HD7. Fig. 4- 26 presents HD5 and HD7 with two variables MHT when ma = 0.7 and PF =
0.5 (lagging) after 2.5s, Xi is optimized. And after 3s, Xj and X2 are optimized. One can
notice more reduction in HD5.7 with two variables MHT which gives HD5.7 = 1 .59 % in
Fig. 4- 26 (b), than, single variable MHT, which gives HD5.7 = 2.32 % in Fig. 4- 23 (b).
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(a) Xl optimized while X2 not yet, at 2.5s in Fig. 4- 25 (b) Xl and X2 are optimized.
Fig. 4- 26 :- Index HDs_7 in the CSC ac-side current with two variables MHT, 5 µß
overlap period, 6.8 pu filter cut off frequency, ma = 0.7 and PF = 0.5 (leading).
4.5. Experimental Investigation and Challenges
The proposed states ON times calculation techniques described in this chapter,
RM, RT and MHT, are instantaneous techniques. To achieve experimentally the
theoretical results, one should have ?.dµß to 1µ8 sampling step. The widely used DSP
(DS-1 103) presents 20µß to 30µ8 sampling step. OPAL-RT (OP-5000) can operate with
6µe sampling step with RM or RT. 6-switches MOSFET-based CSC with 6µ8 sampling
step and overlap period investigates the proposed techniques experimentally. A 25VPh-N
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source voltage with 10O / 10OmH de side load is used. A certain operating condition
tested theoretically, the one presented in Fig. 4- 22 with ma = 0.7 with PF = 0.866
(leading), is selected to be tested experimentally. RM technique result is recorded by
adjusting X = 0.5. And, MHT technique result is recorded by adjusting X = 0.76, the X
presented in Fig. 4- 22. The result of SAs technique is used for comparison. In the PCC,
HD5.7 = 10% in the current appears in SAs, as in Fig. 4- 27 (a). One can theoretically use
6.8pu filter with HD5.7 < 3% for RM technique and HD5-7 < 2% for MHT technique, with
?µe sampling step, that cannot be reached experimentally due to 6µe minimum permitted
sampling step. Fig. 4- 27 presents experimental results for RM technique with HD5.7 =
5.6% and MHT technique with HD5-7 = 4.1%. If ?µß sampling step is exists, experimental
results similar to the simulation results presented in the previous section can be found.
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(a) SAs technique. (b) RM technique. (C) MHT technique.
Fig. 4- 27 :- Experimental HD5 and HD7 in the filtered CSC ac-side current with
6.8 pu filter when ma= 0.7 and PF = 0.866 (leading).
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4.6. Conclusion
In this chapter, the magnitude of HD5.7 resulting from LSF-SVM-CSCs is
minimized to the virtual elimination point. When fcycie =2160 Hz, HD5.7 is traditionally
around 3.5% of the fundamental current magnitude at the CSC ac-side current. SQ3 is
selected as a basis of reducing HD5.7. Two states ON times calculation procedure are
presented, RM and RT, which yield HD5.7 < 1%. Single variable MHT (MHT) technique
is proposed to further minimize HD5.7 to around 0.1% and less than 0.25% for all values
of ma at the CSC ac-side current.
The proposed MHT technique depends on measuring the value of HD5.7 and
reducing it with perturbing and observing principle. During MHT operation aspects like
keeping symmetry between active states in SVM sector, calculating states ON times
nearly in the same instant and achieving nearly an instantaneous calculations for SV,
generate a variable X, which can satisfy those conditions as much as possible when
varied. During X variation, one aspect takes more or less priority than the others. When X
= 0, states ON times are calculated in the same instant, while when X= 0.5 instantaneous
calculations for SV is achieved. For all X values, symmetry assessment between active
states is performed. When X is changed from X = 0.5 towards X = O, the priority of same
instant calculation increases while priority for instantaneous calculations for SV is
reduced. In MHT, X and HD5.7 are measured, and the X variation is decided by
comparing values of previous and recent HD5.7. X variations reduce HD5.7 until reaching
the virtual elimination point with least HD5.7.
For GTOs based CSC, a 9pu 2nd order low pass filter in the ac-side does not
provide the enough attenuation for the dominant switching harmonics. In such a case, a
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bulky 3pu cut-off frequency filter should be used, since filters around 6pu would amplify
the non-negligible non-characteristic LOH (5th and 7th) created by conventional SVM-
CSCs. There the traditional SVM states ON times calculation procedures result in up to
HD5.7 =15%, which is not acceptable. The proposed MHT technique allowed the use of a
small filter with 6.8pu cut off frequency to filter the CSC ac-side current with HD5.7 <
0.6%, in the same time 6.8pu filter can give the attenuation required for switching
frequencies harmonics when fcycie = 2160 Hz.
Another practical challenge is the ambiguity in the exact commutation instant due
to the overlap period in GTOs based CSC, which implies uncertainty of current flow in
the switches due to PF variations. Independently of the ma, PF, ac-side filter cut-off
frequency and overlap period the proposed MHT technique kept the HD5.7 < 3 %. More
reduction in HD5.7 is achieved by modifying the tracking process in MHT technique to
deal with large overlap periods, by proposing two variable MHT techniques which gives
HD5.7 < 2%. An experimental investigation demonstrated the effect of correct states ON
times calculation on HD5.7. An issue discussed in [55] and not discussed here is a
modification in the proposed MHT technique to operate with better transient.
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Chapter 5
5. Harmonics reduction in CSC using Fuzzy logic
5.1. Introduction
In the previous chapter, HD5.7 resulting from LSF-SVM-CSCs was significantly
reduced to a point of virtual elimination. However, the results obtained with MHT
technique are not ideal. The variation in X (?? = 0.02 up and down) is present all the
time. That resulted from a lack of intelligence in the tracking process.
Among well known artificial intelligence techniques Fuzzy logic with low
number of membership functions is suitable in on-line applications. Genetic Algorithm,
as example, is not suitable for on-line applications due to large time used in running the
programs. That is why, Fuzzy logic has been used to design the main SVM concept on-
line in [56], [57]. In this chapter, Fuzzy logic is investigating means for adjusting the
parameter X. Fuzzy logic is tuned to sense reaching the best value of the variable X. It
should be noted that no emphasis is placed on the speed of response, which require a
complex Fuzzy logic. The proposed Fuzzy logic can reach the exactly required value of
the variable X with an acceptable flexibility. Materials presented in this chapter are in
[58]. Fuzzy logic is used to decide the states ON times for least HD5.7 in LSF-SVM-
CSCs. The target of Fuzzy logic is to achieve fast states ON times adjustment with the
least HD5.7 in steady state.
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5.2. Proposed Fuzzy logic technique
Recall from the previous chapter that, X is the distance between active states
transition point at 9(i+i)S and each active state ON time calculating instant as a percentage
of this active state ON time. Also, for each ma, values of X between 0 and 0.5 result in
lower HD5.7. There is one value of X has the least HD5.7 for each operating condition.
This accurate value of X was not reached in previous chapter. There was a 0.02X lack of
accuracy due to a constant perturbation.
The proposed Fuzzy logic state ON time calculation technique using SIMULINK
blocks is shown in Fig. 5- 1 . Those blocks are used to measure the Fuzzy logic inputs,
HD5_7 variation (AHD5.7) and X0id variation (AX0Id), and to calculate the output, Xnew
variation (AXnew). HD (K), HD (K-I), X (K), and X (K-I) are triggered blocks of sample
and hold. Every four ac-side current line cycles, the present HD (K) subtracts the
previous HD (K-I) and the result is AHDs.7 (first input of Fuzzy logic). A similar process
is applied for the X channel to generate input AX0W (second input of Fuzzy logic). Fuzzy
logic with block diagram in Fig. 5- 2 was trained to reach Xnew with the least HD5.7. It is
preferable to start with X = 0.5, that leads to less time for Fuzzy logic to get the least
HD5.7 variable Xnew. Recall that RM with X = 0.5 give better results than RT with X = O.
Trained rule base are introduced in Table 5- 1, input variables ??5.7 and AX0Id
universe of discourses are divided into seven and three Fuzzy sets, respectively. The
universe of discourse for the output variable (AXnew) is divided into seven Fuzzy sets.
The input membership functions for Fuzzy model are introduced in Fig. 5-3. They are
??5.7 and AX0Id. Output functions for Fuzzy model AXnew are introduced in Fig. 5- 4.
Membership functions are dense at the center to provide greater sensitivity in the region
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near minimum HD5.7. The surface for the Fuzzy logic is introduced in Fig. 5- 5. The
output of the Fuzzy logic is a Fuzzy set. However, a crisp output value is required.
Hence, the output of the Fuzzy logic should be defuzzified, the centroid method is used
for denazification [59]. The model was developed on a trial-and-error basis to meet the
desired performance criteria.
A suitable tuning gain (G) is used for AHD5.7 to match the variations in ma, fcycie
(represented by NCs) and input ac-side filter cut-off frequency variations. Tuning gain G
is changed to match the inputs to the respective universes of discourse as illustrated in
Fig. 5- 1, providing a larger step variation of X during the transient phase and an almost










































Fig. 5- 2 :- Internal construction of Fuzzy logic.




(a) Input ???5_7. (b) input AX0Id-
Fig. 5- 3 :- Input membership functions for the Fuzzy model.
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Fig. 5- 5 :- Surface for the Fuzzy logic.
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Table 5- 1 :- Rule base for the Fuzzy model
Rule No. If ???5.7 is And AX0Id is Then AXnew is Rule weights
PB (Positive Big) P (Positive) NB (Negative Big)
PM (Positive Mid.) NM (Negative Mid.)
PS (Positive Small) NS (Negative Small)
PB N PB
PM N (Negative) PM
PS N PS
NB (Negative Big) PB (Positive Big)


































19 ZZ ZZ (Zero)
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One can conclude from previous chapters that, ma is affecting the value of HD5.7.
Also, ???5.7 when X changing is proportional to HD5.7. That mean AHD5.7 is depending
on ma. If tuning gain (G) for AHDs^ channel is designed for a certain ma that will
optimize Fuzzy logic operation at this ma. Besides, the best X will be reached for a band
around that ma. G should be affected by ma to permit a good operation of Fuzzy logic. If
ma< 0.1 or ma< 0.9 Fuzzy logic will not be tuned easily so saturation block is used.
Fuzzy logic tuning gain (G) should be changed if either the input ac-side filter
cut-off frequency or Ncs is changed. In those cases, a variable defined as K in Fig. 5-1,
which is the HD5.7 at CSC ac-side when NCs = 6 divided by HD5.7 in the required tuned
conditions for RM technique, is used in tuning factor equation adjustment in Fig. 5-1.
Also, both of AHD5.7 and AXnew membership functions are adjusted to avoid Fuzzy logic
settling at undesired X or oscillating around the desired X for long time.
5.3. Harmonics reduction in CSC ac-side current
Fuzzy logic technique is used to reduce HD5.7 at CSC ac-side current. Fig. 5- 6
shows how Fuzzy logic can reach the best value of X with an acceptable speed, settling
on the best X and regain its capability to vary X again when ma is changed to resettle on
the best X independent on how small should be the variation of X. Starting by selecting X
= 0.5 when ma= 0.7 which results in HD5.7 = 0.28 %, Fuzzy logic technique decreases X
to decrease HD5-7 gradually until X = 0.305, where HD5.7 will equal 0.15 %. If X is
decreased beyond 0.305, then, HD5-7 will increase again. In Fig. 5- 6, after 3s from
starting ma is changed from ma= 0.7 to ma= 0.5. Fuzzy logic technique selects X = 0.29
with HD5.7 = 0.09 % as least HD5.7 when ma= 0.5.
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In Fig. 5- 6, states ON time adjustment using Fuzzy logic needs around 1.5s to
reach the optimum X during start up. The time required to reach X with least HD5.7 can
be reduced if Fuzzy logic design is complicated with more rules. That is not suitable for
on-line applications, fast Fuzzy logic when training cause oscillation around the best X
for as if it is an under-damped system. There are no significant differences between HD5.7
values obtained with MHT and Fuzzy techniques. This can be found by comparing results
in Fig. 5- 6 with one which was presented in Fig. 4-10 and Fig. 4-11.
X: 2.511
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Fig. 5- 6 :- Fuzzy logic reduces HD5.7 in CSC ac-side current.
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5.4. Harmonics reduction in the grid current
The 6.8pu cut-off frequency filter for the ac-side current is used in this section.
Fuzzy logic tuning factor resulting from ac-side filter is adjusted to K =1/3. RM, RT and
Fuzzy logic techniques HD5.7 with 6.8pu filter are shown in Fig. 5- 7. It should be noted
that Fuzzy logic inputs is received from filtered CSC ac-side current at PCC. Fuzzy logic
technique gives lower HD5.7 than both of RM and RT techniques. The best values of X
selected by Fuzzy logic technique to give the least HD5.7 are shown in Fig. 5- 7. Fuzzy
logic adds accuracy in deciding the value of X, which gives a small improvement in HD5.
7 if compared with MHT technique. That accuracy of choosing X in Fuzzy logic can be
noted by comparing the results shown in Fig. 5-7 and Fig. 4-18. Accuracy of deciding X
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Fig. 5- 7 :- HD5.7 for RM, RT and Fuzzy logic with 6.8pu CSC ac-side filter.
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Fig. 5- 8 investigates Fuzzy logic technique with 6.8pu filter cut-off frequency.
Operation starts with ma = 0.8 and X = 0.5 that gives HD5.7 = 0.86 %. Fuzzy logic
technique reduces HD5.7 gradually by reducing X until X = 0.363 where HD5.7 = 0.45 %.
After 3s, the operating condition is changed from ma = 0.8 to ma = 0.4. In this case, the





























Fig. 5- 8 :- Fuzzy logic technique reduces HD5.7 in the filtered ac-side current with
6.8pu filter when ma= 0.8 for the first 3s then ma= 0.4 for the last 2s.
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5.5. Conclusion
In this chapter Fuzzy logic is adopted to reduce the magnitude of the HD5.7
resulting from LSF-SVM-CSCs. Fuzzy logic technique reduces HD5.7, which permits the
use of a small filter with 6.8pu cut-off frequency and HD5.7 < 0.6% in the PCC. The best
operating point is reached with accuracy more than MHT. Reaching the best X can be
done fast at the expense of Fuzzy logic simplicity. For the simple Fuzzy logic presented
here no oscillations around the best X exist, as it was the case in MHT. When the




SPACE VECTOR MODULATED HYBRID BI-
DIRECTIONAL CURRENT SOURCE CONVERTERS
Chapter 6
6. Proposal of two new Hybrid CSCs topologies
6.1. Introduction
Silicon controlled rectifiers (SCR) based current source converters (CSCs)
illustrated in Fig. 6- 1 have been used for many years in high power variable speed drives
and HVDC transmission systems [I]. It is usually operated with phase control in the
continuous conduction mode (CCM). There are two SCRs on at all times in a three-phase
full-bridge topology. One in the top group (three cathode-connected SCRs) and another
in the bottom group (three anode-connected SCRs).
SCR commutation is simple for operation in the CCM. A SCR is turned-off by
firing a more forward biased SCR in the same group. The load current is diverted to the
newly fired SCR while the previous one is subject to a reverse voltage for ensuring safe
commutation. There is no need for creating overlap of on switches in the same phase to
guarantee a path for the dc-side load current during commutations, as in fully controllable
CSCs. The firing angle of the SCRs has to be kept smaller than a certain value (amax) so
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as to keep the SCRs reverse biased for an interval larger than their turn-off time (tq), thus
preventing commutation failures. Connecting 6 SCRs based CSR with 6 IGBTs based
VSR external circuit to improve the performance of CSR and give acceptable range of PF
were proposed in [60] - [62].
Since SCRs cannot be blocked via a gate signal, they are usually limited to
operation at line frequency which is 60 Hz in North America. Each SCR is fired once per
line cycle, and is blocked by firing a more forward biased SCR. As a result, current
LOHs are generated and the active and reactive powers of the converter cannot be
controlled independently [63]. Simply put, the six SCRs based CSCs shown in Fig. 6- 1 is
rugged and affordable but they create large LOHs and do not allow active power (P) and


















Fig. 6- 1 :- Six SCRs based CSC.
These 6 SCRs based CSC drawbacks can be overcome with topologies based on a
more costly force-commutated switches, by replacing the six SCRs with six force-
commutated switches, thus allowing the use of PWM techniques presented in chapter one
of the thesis: SPWM, SHE and SVM. 6-switches (fully controllable) CSCs require a
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more refined circuit than SCRs based ones for generating the gating signals in order to
fully benefit from the flexibility offered by these topologies. In these cases, it is possible
that the dc-side load current be switched from phase A to B or C or even to a
disconnection between the ac-side and dc-side. In such a case all three-phase currents are
zero and the dc-side current has to be free-wheeled through one of the legs of the CSC.
This is not a major problem for force-commutated topologies where all switches are
fully-controllable and can be turned off via a gating signal. As a result, the harmonic
spectrum of the ac-side current can be significantly improved.
6-switches GTO based CSC presented in Fig. 1-2 needs around 1/3 of its
forwarded current to be withdrawn from its gate to turn-off [I]. That complicates its gate
drive circuits. 6-switches IGCT or SGCT based CSC are more popular but still have
some drawbacks presented in [64], [65]. Symmetric GTO based CSC is also presented in
[66]. Till now the usual procedure of implementing 6-switches CSC is the one used for
implementing CSR in Fig. 6- 2, where six IGBTs plus six diodes are used [6], [67].
Nowadays IGBT is designed only with a parallel diode. Due to IGBTs low
reverse voltage blocking capability they cannot be used alone in design a CSC even if the
parallel diode does not exist [I]. In LSF applications, conduction power losses dominate
switching one. This is partially due to the fact that four semiconductor components are
present in the dc-side current path. As a result, 6-switches IGBT based CSCs are
characterized by high cost in implementation and conduction power losses. Connecting
inexpensive 6 SCRs based CSC with 6- switches based CSC as a multilevel inviter to























Fig. 6- 2 :- Six IGBTs based CSC.
6.2. Previously proposed HCSCs
In order to reduce the cost of the 6-switches IGBT based CSCs with PWM
capability, hybrid topologies implemented with SCRs and force-commutated switches
have been proposed in the literature. The concept there is to reduce conduction power
losses by reducing number of semiconductor devices in current path and to reduce
implementation cost by reducing number of costly IGBTs. HCSCs capable of operating
with unconstrained power factor have been reported in the literature, but mostly for ac-
dc-ac converters used in variable speed drives [69] - [71]. In hybrid ac-dc-ac current
source converters active commutation of SCRs is achieved with an energy rebound
circuit with two GTOs, one dc capacitor and six diodes connected to the output of the dc-
ac converter. Many HCSCs were presented in the [63] with some hints for each. Among
those, an interesting SCR-based auto-sequential commutated current source inverter
(ASCI) can operate with PWM as shown in [72]. However, connecting capacitors
between SCRs causes some difficulties during switching at certain values of PF.
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In Fig. 6- 3, the HCSC proposed in [63] is presented. This HCSC can operate as
rectifier or inverter, but presents some cost concerns due to the use of six SCRs, four
IGBTs and seven diodes. The operation principle for this HCSC is based on the fact that
both positive and negative currents in each ac-side phase current pass through the same
IGBT with different SCRs and diodes. Unfortunately, only one leg operation was tested
in [63], their laboratory facilities were not permit complete topology implementation. It
was claimed that the traditional SPWM presented in [6] can drive HCSC in Fig. 6- 3. But,
one can observe that to have different PF, Sa should be turn-off to stop current path in
SCRl for certain time period, Before, Sa turn ON along with SCR4. That mean, the
traditional SPWM require turn-on SCR4 to follow turn-off SCRl cannot be used. And,
another modulation scheme should be proposed. Also, the opinion of the author there is
that his topology is attractive in certain cases. But, regarding conduction power loss the
current is passed in six semiconductor devices (two IGBTs plus two SCRs plus two
diodes) instead of four (two IGBTs plus two diodes) in 6-switches CSC. Also, the rated
power for IGBTs was considered equal to 6-switches CSC. But, both positive and
negative phase currents are passing through the same IGBT in Fig. 6- 3, whiles half of it
path in each IGBT in 6-switches CSC. So, this topology requires IGBTs with high current
ratings. And, the capital cost saving presenting by reducing the number of switches by
three is absorbed by high conducting losses during operation and high rating of the
remaining three IGBTs. Note that, the average current flow in the IGBT in one ac-side
current line cycle should be considered to select IGBTs rating.
Since then, other topologies have been proposed. Active commutation of a three-
phase SCR Bridge can be done with a series connected switch presented in Fig. 6- 4,
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resulting in a PWM rectifier [73]. Using the same principle and connecting the switch in
shunt with the bridge, a hybrid PWM inverter in Fig. 6- 5 is implemented [74], [75]. The
limitation of topologies in Fig. 6- 4 and Fig. 6- 5 is that they are unidirectional
topologies, the angle between the ac-side current and voltage is limited within ±30° for
proper commutation of the SCRs. For instance, in the case of the inverter, turning on the
switch outside this range does not divert the dc-side current from the SCR bridge, failing
to actively commutate the SCR, since the line voltage at the ac-side of the bridge with
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Fig. 6- 5 :- Six SCRs one switch hybrid unidirectional CSI.
6.3. PROPOSED HCSC TOPOLOGIES
Two types of hybrid three-phase bi-directional CSCs (HCSC) with features
comparable to those of a fully-controlled six IGBTs plus six diodes CSC are presenting in
this thesis. They are capable of operating with variable PF when connected to a dc source
or load as inverter or rectifier. A potential application for the proposed converter is on
STATCOM and super-conducting magnetic energy storage (SMES) systems.
As shown in Fig. 6- 6, the first proposed topology employs an SCR bridge and
two switches, and it was presented in [76]. One can consider this topology a combination
between Fig. 6- 4 and Fig. 6- 5 topologies which permits multiple PF operation. A diode
need to be connected in series with the shunt switch (S7) if the latter does not present
reverse voltage blocking capability. The switches operate complementarily and can
actively commutate the SCR Bridge whatever voltages are present in the ac-side. By
opening the series switch (Ss), no current flows through the conducting SCRs which tend





















Fig. 6- 6 :- Hybrid bi-directional CSC (HCSC) with an SCR bridge and two IGBTs.
By simple inspection, this topology looks economical. First, there are a lower
number of costly IGBTs in addition to SCRs. And, conduction power losses are low due
to presence of only three semiconductor devices in the current path (one IGBT and two
SCRs). The problem in this topology is that all three phases ac-side current are in one
switch which should have high rated current and power loss, what can reduce the actual
cost advantage of this topology. Recall that, the relation between the cost and the average
current is linear until a certain limit of current where the cost starts to be highly increased
with small increment of current [63]. The alternative is connecting in parallel more than
one switch with the same rated current of 6-switches topology. Since the current will be
tripled, at least three IGBTs are required instead of Ss. And the topology will have six
SCRs and four IGBTs. The procedure for connecting IGBTs in parallel was presented in
[77]. Similar problem appears also in topologies of Fig. 6- 3, Fig. 6- 4 and Fig. 6- 5 and
nearly all previously proposed HCSCs. Also, as we will see later, freewheeling should
appears in S7 in all sectors, which loads S7 parallel switch as well and two IGBTs are
required in S7 instead of one, current wise.
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The second HCSC, which is found to be a real cost effective solution, is a HCSC
that employs three SCRs and four IGBTs in Fig. 6- 7. It also presents features comparable
to the fully controllable CSC and was first presented in [78]. It employs a higher number
of IGBTs than the previous one, but each conduct only half phase current or less. So, they
can in principle have the same current ratings of IGBTs in the six IGBTs based CSC,
current pass in each IGBT is less than the current in 6-switches CSC. Also, freewheeling
across S7 in half number of sectors can be achieved by adjusting a suitable SVM
technique, descried later on. Also, conduction power losses are low due to the existence
of three semiconductor devices in the current path. Bridge IGBTs can actively commutate
the SCRs whatever voltage polarity is presented in the ac-side of the bridge. If they are
turned-off, no current flows though the SCRs which tend to turn-off. The fourth IGBT
connected in shunt to the dc-side, is used for free-wheeling the dc-current. Cost issues
will be presented in chapter nine in details.
The inherent commutation constraints of the SCRs should be taken into
consideration in the selection of a suitable SVM technique, which was not considered in
previous research for HCSCs topologies. Usually they mention that, traditional SPWM or
SVM can be used [63], [73] - [75], which should be investigated. Comparisons with the
fully controllable CSC also should be provided for a fair assessment of the potential of
the proposed HCSCs. This comparison should cover both performance and cost aspects,
both have not been taken into consideration together in previous researches for other
HCSC topologies. Previous HCSC topologies could not compete with 6-switches one in
both aspects, while three SCRs four IGBTs has potential to do so. Also, the theoretical
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analysis should be verified by means of simulations and experimental verification, not
one leg experimental verification as it is usually the case in [63] and earlier researches.
SCRs in the HCSC topologies need time to turn-off. This time may be different
than tq provided in datasheets. No scenarios that can result in forward biasing the SCRs
before it regains its forward blocking capability are allowed. That gives a restriction in
switching frequency. And, the high switching frequency in [73], [74] should be
questioned. In previous researches it was difficult to implement HCSC topologies for
many reasons. It is not a commercial converter like traditional VSC or CSC. A
combination of SCRs, diodes and IGBTs should, nonetheless, be viable. A gate drive
gives PWM pulse to SCRs is required. Recall that SCRs are usually employed in phase
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Fig. 6- 7 :- Hybrid bi-directional CSC (HCSC) with three SCRs and four IGBTs.
6.4. Commutation in HCSC topologies
The main challenge in both of the proposed HCSC is the commutation of the
SCRs. Although it is an important issue, attention was not given to this issue in the
previous HCSCs topologies research. In six SCRs two IGBTs topology the commutation
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from one SCR to the other in the same group is complicated (upper or lower). While in
three SCRs four IGBTs topology the commutation from one SCR to the other in the
lower group is complicated, while it is quite simple for the upper group.
The commutation of the least forward biased SCR to another one is straight-
forward, that can be achieved directly by turning on the more forwarded biased SCR.
However, one also has to consider the transition to a free-wheeling state and the
commutation of the most forward biased SCR. The first can be accomplished by turning
off the IGBT conducting the current along with SCRs and turn on the freewheeling one in
both topologies or by turning on the IGBT of the same phase of the conducting SCR and
blocking the IGBT that was previously on in three SCR four IGBTs topology. However,
for blocking the most forward biased SCR one has to open the conducting IGBT and turn
on the free-wheeling IGBT (S7) to provide a path for the dc current, and keep it on until
the SCR recovers it direct voltage blocking capability. Then, any new combination of
SCRs can be fired along with Ss in the six SCR two IGBTs topology. And, any of the two
other SCRs will conduct current, if fired along with any of the IGBTs of the bridge when
S7 is turned off in three SCRs four IGBTs topology.
Issues need to be addressed are not only if SCRs will turned-off when the IGBTs
conducted current along with is turned-off, but also the time interval required for an SCR
to regain forward voltage blocking capability and its relation with tq (SCR turn off time)
provided in the datasheets when no reverse voltage is applied across it after its main
current goes to zero. Experimental work in [73], [74] was able to prove that SCR will
turn-off if an IGBT conducting current along with this SCR is turned-off. That is, if the
upper bridge IGBT conducting current is turned-off while S7 is turned-on in Fig. 6- 7.
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Then, the lower SCR conducting current will turn-off. Unfortunately, those references did
not give the time required for SCR to turn-off. Also, experimental work carried out in
[63] showing that the minimum turn-off time (t0fr.min) of an SCR that is actively
commutated by diverting its current and without being reverse biased is typically around
two times the value of tq provided in the datasheet for rated current operation. No more
references investigate this issue, because it is a special issue related to connect SCRs in
certain HCSC topologies which is rare in general. Those claims should be investigated
before going farther in the proposed HCSC topologies issues.
6.5. Experimental verification of the commutation in
HCSC
As just mentioned, the operation success of the HCSCs in Fig. 6- 6 and Fig. 6- 7
is based on the principle that an SCR can be actively commutated by opening a switch in
the current path, the SCR should regain its forwarded blocking capabilities before being
forward biased again. If the converter is operated with variable PF, one cannot guarantee
the reverse bias of the SCRs after their main currents go to zero and the minimum off-
times used in the phase-controlled CSCs do not guarantee safe commutation. This is an
atypical operating condition for SCRs and there is no data sheets information assist in the
definition of a "no reverse biased", Wimn- Therefore, an experiment to obtain the critical
turn-off time of an SCR in the proposed HCSCs is used.
Fig. 6- 8 is presenting a circuit emulates an active commutation of the SCRs,
during HCSC operation. Let's describe how this circuit emulates three SCRs four IGBTs
topology, similar emulation can be done for six SCRs two IGBTs topology. It reproduces
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the operating condition when an SCR (from the lower group) and an IGBT (from the
upper group) conduct the dc-side current until the IGBT is opened (turned off). The diode
free wheels the dc-side current as if it is the free-wheeling IGBT (S7) of Fig. 6- 7. Va0
represents the line to line voltage of the ac system. The worst case for the active











Fig. 6- 8 :- Experimental test verifies the active commutation feasibility.
The gating signals used in the experimental test for the IGBT and SCR are as in
Fig. 6- 9. The SCR and the IGBT are kept on for a period of time (ton). For given values
of Vdc and load one can impose a desired load current by controlling the duty cycle
(tor/T). Then, the IGBT is turned off and kept off for a period (tx) after which it is turned
on again without firing the SCR. A simple logic circuit using CMOS-IC from 4000 series
is generating the required electronic gating pulses. Drive circuits will be presented for
complete system implementation in the next chapter.
During the test, if tx is long enough for the SCR to regain its forward voltage
blocking capability, there will be no flow of current from the dc source to the load until
both SCR and IGBT are turned on simultaneously. During the test, the segment tx is
reduced until an SCR commutation failure occurs defining a minimum W time for the
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SCRs (toffmin). The test circuit is implemented with 800V/50A inverter-grade SCR with a
datasheet ??=20µ8. VdC= 100V in this test, nearly the line voltage of the HCSC prototype
used in the following chapters.
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Fig. 6- 9 :- IGBT and SCR gate signals in the active commutation feasibility test.
Fig. 6-10 presents the waveforms of the current through the SCR (top), SCR
gating signal (middle) and IGBT gating signal (bottom) for tx = ??µß. The duty cycle of
the gating signals of the SCR and the IGBT is such that the load current (Idc) is adjusted
to be 8A, without commutation failure. No current circulates through the SCR if it is not
fired, and ??µß is enough for SCR to regain forward voltage blocking capability for a
current of 8A. On the other hand, Fig. 6- 1 1 presents the same waveforms for a different
current (duty cycle). There one can clearly see that the SCR conducted without being
fired when the IGBT is turned on after 15. 5 µe and for a current of 15A. Note, the scales
of Fig. 6-10 and Fig. 6- 1 1 are different for trace 2.
Table 6- 1 illustrates the recorded values of tx for different values of Idc, up to
25A. There one sees that tx increases with IdC.
For estimating the value of tx at the rated current (50A), an empirical formula of y
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{tx = (0.85 Idc + 3.2) \is) is generated from
Table 6- 1. For IdC = 50A, the formula gives tx=A5.1\is = 2.28 tq. Thus, a factor of
2.5 is used to obtain the minimum turn off time for the SCR to commutate safely without
reverse voltage at its rated current with respect to its datasheet tq, as shown in (6- 1).
toff.min = 2·5 tq (6" !)
Therefore, for an inverter grade SCR with 2.5kV/lkA voltage and current ratings
and tq = 20µ8, the dc current should be free-wheeled through S7 for a minimum interval
of 50µ8 before any other combination of SCR and IGBT is turned on. This requirement
will limit the maximum gain of the CSC and its switching frequency to a few k Hz.
Table 6- 1 :- Experimental relation between the SCR current (Idc) and the
MINIMUM TURN OFF TIME (tx)
Idc (A) 8 10 15 20 25
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Fig. 6-11 :- Commutation failure in the active commutation test, Id0 = 15 A, tx = 15.5 µß.
6.6. Conclusion
A review in hybrid CSCs (HCSCs) topologies was carried out. Previously one
thesis discussed those topologies and come up with one which should be better [63].
Since then other topologies have been presented. Two types of HCSCs are proposed in
this thesis. An experimental test circuit was implemented to prove the feasibility of the
proposed topologies. Proposed HCSC topologies feasibility, possible modulation
techniques, economic analysis, theoretical analysis, simulation results and experimental
results aspects will be presented in the remainder of the thesis.
An investigation proves that one of the proposed topologies, with three SCRs
and four IGBTs, is presenting a more cost effecting solution than the other, with six
SCRs and two IGBTs. That resulted from the current pass in each IGBT per line cycle.
Consequentially, three SCRs and four IGBTs topology will be investigated in theoretical,




7. Hard-switching SVM for HCSC
7.1. 6-SWITCHES SVM-CSC USED FOR COMPARISON
In chapter one, the SVM scheme was used for fully controllable 6-switches CSC.
There a vector rotates counter-clockwise with a constant angular frequency ? presents a
constant magnitude for a set of balanced sinusoidal currents, ia, ib and ic. Fig. 1- 3 showed
the complex plane with an arbitrary reference SV (In), six active SVs (Ii to I6) and three
zero SVs (I7 to I9) and the definition of the 6-sectors of the complex plane. ma= || In || ,
which is (0 < ma < 1) for 6-switches SVM-CSC, can be replicated with minimum
switching frequency by operating the CSC with the nearest active states (I¡ and I¡+i) and
one specific zero state depending on the sector where In is located at a certain sample
instant [6]. This approach for choosing the zero state also allows the short circuit
(overlap) pulses to be distributed symmetrically through all switches. The continuous
states ON times (t¡, tj+i and tz) are usually calculated as a function of the ma and T, the
angle of In in a given sector (0 < ? < 60). Usually over modulation in CSC is not
employed because it generates LOH [79].
The simple SVM sequence in Fig. 7- 1 with SAm is used for comparison. NCs
should be an integer for synchronized SVM. Unlike part one of the thesis where NCs = 6,
here NCs = 3 is selected to simplify description, specify LOH generation reasons in
HCSC, give acceptable hardware accuracy in the experimental set-up and give high gain
(mamax) in HCSCs. Also, it is suitable for HCSC which require LSF. When, fac= 60 Hz
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and Ncs = 3 the dominant harmonics appears at 6 Ncs ±lpu (17pu and 19pu) with fcycie =
1080Hz. That mean, Fig. 1-3 can be redrawn in Fig. 7- 2. There the three SVM cycles






Fig. 7- 1 :- Traditional CSC states sequence used in part two of the thesis.
Reference SV
T(SuS2) = !,
h (S3,S2) - !¡+?
Io (Si,S6)
I4 (S5,S4)
,XyclewXic' .K 1 *\0°\
I5 (S59S6) T
Fig. 7- 2 :- Definition of the sectors (0 to 5), states (lito I9), and the switches which are
ON in each state in traditional 6-switches SVM-CSC.
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7.2. HS-SVM PRINCIPLES FOR THE THREE SCRS AND FOUR
IGBTS HCSC
The particular features of the proposed three SCRs four IGBTs HCSC have to be
considered when designing a suitable SVM scheme for HCSC. One needs to choose an
ideal sequence of states in SVM, define how to implement the zero state and select tcycie-
This should be done to achieve safe commutation of SCRs, reduce switching frequency
and obtain symmetrical pulsed ac-side currents for reducing the magnitudes of LOH.
In this HCSC the bridge bottom switches are replaced by SCRs. The topology is
asymmetrical, meaning that all even switches are SCRs while all odd switches are IGBTs
with series diode. Therefore, S2, S4, and S6 are hereinafter considered SCRs. There is an
additional shunt connected IGBT (S7) which provides means for free-wheeling the dc-
side current and realizing an extra zero state (lio). Fig. 7- 3 is presenting the definition of
sectors, states, ON switches in each state and the reference current vector for this HCSC.
The switching functions are presented in Table 7- 1 .
If this HCSC is required to operate with variable PF, the commutation of a more
forward biased SCR and the firing of a less forward biased SCR is necessary. Since the
difficulty in commutating an SCR depends on its forward biasing degree, the transitions
from one state to another in a given sector and from a sector to other present different
challenges for the SVM implementation. An SCR is the common active states switch in
odd sectors, while an IGBT is the common active states switch in even sectors as shown
in Table 7- 1 and Fig. 7- 3. The transitions from one state to another in odd sectors is
relatively simple, requiring the commutation of IGBTs, but is complicated in even
sectors, since a more forward biased SCR might need to be actively commutated.
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Fig. 7- 3 :- Definition of the sectors (0 to 5), states (Ii to lio), ON switches in each state
and the reference current vector for three SCRs and four IGBTs HCSC topology.
The SVM scheme used for fully controllable CSCs, sequence of three segments
and zero state implemented in the leg of the switch common to the active states, can be
readily used in the odd sectors of HCSC. Where, the zero states I9, I7 and Ig are used in
sectors 1, 3 and 5, respectively. There, all transitions are accomplished by switching
IGBTs. On the other hand, this is not possible for the even sectors where the transition
from one active state to another might require the commutation of a more forward biased
SCR. This can only be done with an active commutation, by turning off the IGBT
common to the two active states. In such a case, the free-wheeling IGBT must be turned
on to provide a path for the dc-side current, resulting in the implementation of a
mandatory zero state.
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Active states comprise an SCR and an IGBT on. Transitions from one active state
to the next, using the nearest active states to the reference vector, require the
commutation of an SCR in even sectors. This might be, or not, the most forward biased
one at that moment. To guarantee safe commutation of the SCR, it should be actively
commutated. This requires the active states to be separated by a zero state, what implies
the use of a sequence of states with four segments shown in Fig. 7- 4.
To avoid commutation failures in even sectors, the zero state is implemented with
lio and separates the active states. In the odd sectors, an SCR is the common switch to the
two nearest active states and does not need to be turned-off. So, the zero state is
implemented using that SCR with states I7-I9 to reduce the switching stress on the S7. For
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the sake of symmetry, what reduces the LOHs in the ac-side currents, the four segment
sequence of states is used in all sectors. It is worth mentioning that, the SCR in the last
zero state of an even sector is the one to be fired next in the following sector and no
commutation problems arise with sectors transitions. When this logic is implemented
with SVM, it is called by the author hard switching SVM (HS-SVM).
Ii h I i+1 I5
-t1-^-tz/2-^ti+f^V2^
1 eye Ie
Fig. 7- 4 :- Sequence of states for operation with active commutation (HS-SVM).
7.3. HS-SVM PRINCIPLES FOR THE SlX SCRS AND TWO IGBTS
HCSC
In six SCRs two IGBTs HCSC, bridge IGBTs are replaced by SCRs. Therefore,
bridge SCRs are hereinafter considered SCRs after Ss. There is no possibility of using the
bridge for freewheeling. A new freewheeling state I7 using S7 is generated. Fig. 7- 5
presents the definition of the sectors, states, on switches in each state and the reference
current vector. The switching functions are presented in Table 7- 2.
Fig. 7- 4 sequence is used here. There is only one way to achieve the zero state
using I7 (S7). This zero state separates the active states to give an opportunity to bridge
SCRs to turn off. Each zero state should be larger than Wnun for SCRs. This topology is
more costly than previous one, because triple rated current appears in Ss and double
appears in Sp. Independent on the way of implementing states, if the same states
sequence is used in both topologies, they ac-side and dc-side current waveforms will be
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similar. More specification related to this topology is in [76]. The rest of this thesis will
deal with the three SCRs four IGBTs topology which seems more promising.
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Fig. 7- 5 :- Definition of the sectors (0 to 5), states (Ii to I7), switches on in each state and
the reference current vector for six SCRs and two IGBTs HCSC topology.
Table 7- 2 :- States, realizations and switching functions of six SCRs two
IGBTs HCSC





















7.4. Average switching frequency of the
semiconductors
SVM for CSC is not a typical type of PWM. So, a switch might be on for an
entire sector, idle in other and switching in others. This section calculates the number of
pulses for each switch per line cycle (Np) to obtain an average switching frequency in
HCSC with HS-SVM and in 6-switches SVM-CSC. The later is used for comparison.
In the SVM-CSC, a sequence of three segments is used in each SVM cycles. An
odd (even) IGBT will be either on or switching when its line current is positive
(negative). It will be on for an entire sector when it is common to all states. And,
switching in neighboring sectors with Ncs pulses per sector when it belongs to one active
state. Besides, it will be switching in another sector when implementing a zero state.
Since the first state of the sector follows where a switch is always on includes that switch,
the number of pulses per line cycle is Np.igbt = 3NCs- Fig. 7- 6 shows the gating signals
generated for upper switches in SVM-CSC when ma= 0.7 and NCs = 3. There all switches
gating signals presenting the same shape with 9 pulses per ac-side current line cycle.
In three SCRs four IGBTs HCSC, the selected sequence contains four segments,
two of which correspond to a zero state. These are realized through S7 in the odd sectors
and though the bridge SCR that contains the common active states in even sectors. Since
SCRs and IGBTs are controlled in different ways, they present different gating patterns.
Starting with SCRs, each will be fired when the current in its phase is positive.
Therefore, it will be idle for three sectors. Besides, it will be on all the time during an odd
sector when it is the common device to all states. In the two neighboring sectors, this
SCR will be fired once per SVM cycle because it belongs to one of the active states. As
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for SVM-CSC, the first state of the sector follows where a SCR is always on includes that
SCR. The number of pulses per line cycle is Npscr = 2 Ncs, as shown in Fig. 7- 7.
iaref
sector 5 ¦ sector 0 sector 1 sector 3sector 2 sector 4
S1 S3+1 .5 S5+3
¡LAI
f?° 0° 60° 120° 180° 240° 300° 360°
Fig. 7- 6 :- Gating pattern for upper IGBTs in 6-switches SVM-CSC when ma= 0.7.
For IGBTs, HS-SVM presents two zero state segments, realized through S7 in
even sectors and though the bridge devices in odd sectors. Therefore, S7 remains idle for
three sectors and switches with 2Ncs pulses in each of three sectors, for a total of 6Ncs
pulses per line cycle, Npfwjgbt = 6Ncs as shown in Fig. 7- 8.
Regarding the bridge IGBTs, they switch in four sectors. Three sectors where the
desired line currents in their phases present the appropriate direction and in another, an
odd sector, to realize a zero state. In the latter case, they are switching with 2Ncs pulses
because there are two zero states in HS-SVM. They are also switch at this rate, in the
even sector where they are the common devices to the two active states because they
need to actively commutate an SCR. In two sectors where they belong to one of the two
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active states, they switch only Ncs pulses. As a result, each bridge IGBT presents 6 Ncs
pulses per line cycle, NpbddagejGBT = 6Ncs as shown in Fig. 7- 8.
(aref
Sector 5 ¦ Sector 0 ¦ Sector 1 ¦ Sector 2 · Sector 3 · Sector 4
f?° 0° 60° 120° 180° 240° 300° 360°
Fig. 7- 7 :- SCRs gating pattern in HCSC with HS-SVM when ma = 0.7 and Ncs = 3.
met
Sector 5 Sector 0 · Sector 1 » Sector 2 ¦ Sectors · Sector 4
S1 S3+1.5 S5+3 S7+4.5
LUUL







f?° 0o 60° 120° 180° 240° 300° 360°
Fig. 7- 8 :- IGBTs gating pattern in HCSC with HS-SVM when ma = 0.7 and Ncs = 3.
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Comparing the total number of pulses in HCSC with HS-SVM to the fully
controllable one, in the first case there are 24NCs for IGBTs and 6NCs for SCRs and
18Ncs for IGBTs in the second. Besides, the ac-side line cycle switching frequency of the
IGBTs in the HCSC is twice as high as that of the IGBTs in SVM-CSC for the same NCS·
7.5. Limitations on the modulation index (ma)
It was mentioned in the previous sections that a reference vector with In3=IlnIpI
can be replicated by a combination of three states (I¡, Ii+i and Iz) used during given
intervals (t¡, ti+i and tz). However, since the zero state has to last a minimum time interval
to guarantee the safe commutation of the SCRs (tz.min), there will be a maximum possible
value for the modulation index (ma.max) in HCSC. In HS-SVM the calculated duration of
the zero state is split in two segments, and each segment should be long enough to allow
the SCRs to recover their forward voltage blocking capability. So, the least zero state
time period can be calculated in (7- 1). Substituting (7- 1) in (6- 1) resulted (J- 2). Also,
substituting (1- 4), (1- 5) and (7- 2) in (1- 6) resulted in (7- 3). Then, the ma restriction is
found in (7- 4). And finally, the ma.max occurs for ? = p/6, yielding (7- 5).
tz > 2 toffmin (7- 1)
tz > 5 tq (7- 2)
tcycle - tcycle^a Sin (j - ?) - tcyclema Sin(0) > 5tq (7- 3)
ma < 1;5t^le (7-4)a sin(|-e)+sin(6)
ma.max = 1 - 5tqtcycle (7- 5)
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Inverter grade power SCRs in the market today present tq in the range of 20µ8 to
60µ8, for conventional SCRs tq lies in the ranges more than 500µ8. Fig. 7- 9 is showing
how mamax varies with fcycie for typical values of tq for inverter grade SCRs. One can see
that for a given value of tq, the ma.max decreases as fcycie increases. On the other hand, the
frequency of the resulting harmonics in the ac-side current of the HCSC should increase
thus reducing the size of the required ac-side filter. Therefore, the design will require a
compromise between the mamax and the size of the ac-side filter. The case presented here
is for SVM with three cycles per sector (fcycie= 1080 Hz) and toff.min = 50µ8 (k =2.5 and tq
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Fig. 7- 9 :- mamax for HCSC as a function of fcycie at different SCR turn off time (tq).
7.6. Experimental setup
A laboratory prototype was built to verify the theoretical analysis and demonstrate
the feasibility of the HCSC with three SCRs and four IGBTs. Fig. 7- 10 shows
semiconductors devices and their drives in the HCSC. Also, Fig. 7- 1 1 shows a complete
view for the HCSC. The HCSC power circuit was implemented with the Westcode
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P0128SH10D SCRs and the Powerex CM100DU-24NFH IGBTs. The SCRs are driven
by three (one channel) APS BAP-1 106 boards, which allow PWM operation, while the
IGBTs were driven by two (two channel) Powerex BG2C boards. The snubbers, which
have a significant impact on the commutations, were designed following the approach
described in [63].
The modulation techniques were implemented using discrete Z transform blocks
in SIMULINK which were then converted to DSP code and used in a dSPACE (DS-
1 103) development kit. Ncs = 3 was selected, which gives good resolution for a sampling
step of 25 µ8 when UPF is adjusted between I3 and V3, keeping the magnitude of the non-
characteristic LOH at acceptable values. The 60 Hz three-phase input voltage was set at
104V, line-to-line (60V-phase). The input filter consists of an L = 8mH in series with R =
0.6 O and C = ???µ?. The dc-side impedance is composed of L = 4OmH in series with R
= 10O. LEM current sensors (1:18) were used to measure the grid and converter currents































Fig. 7-11:- Complete view for Three SCR four IGBTs HCSC.
7.7. Simulation and Experimental Results
Fig. 7-12 and Fig. 7-13 show simulation and experimental results obtained for
the HCSC with HS-SVM. There ma = 0.7 and UPF are adjusted between Va and pulsated
current in the HCSC terminals for phase A (Ia), not include the ac-side filter. The
waveforms are Va, Ia and phase A current at the PCC (I35). The harmonic spectra of Ia and
las are also presented. The simulation and the experimental results are identical. Ia
presents twice as many pulses in the middle of the positive (negative) semi-cycles
because in this sector an IGBT (SCR) of that phase belongs to both active states. Since
active states are separated by zero state, there will be two pulses of current per SVM
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cycle in that sector. In the neighboring sectors, an IGBT (SCR) of that phase belongs to
only one active state, thus generating only one current pulse per SVM cycle. The
harmonic spectra show the presence of switching harmonics and non-characteristic LOH
commonly found in SVM-CSC with low Ncs· The latter also appear in the 6-switches
SVM-CSC with lower magnitudes when SAm is used in Fig. 7- 14. The proposed
topology is not restricted to operate as rectifier. Fig. 7-15 illustrates how UPF operation
as inverter is possible as well as UPF rectifier.
0.4509 0.4536 0.4564 0.4592 0.462 0.4648 0.4675
Time (s)
(a) Waveforms








—i I - 1
1st
0 300 600 900
Frequency (Hz)



















































Fig. 7- 13 :- Experimental results for HCSC with HS-SVM, ma= 0.7, Ncs = 3 and Va, Ia
in phase.
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Fig. 7- 14 :- Simulation results for SVM-CSC, ma= 0.7, Ncs = 3 and Va, Ia in phase.
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Fig. 7- 15 :- Simulation results for HCSC with HS-SVM for ma = 0.7, Ncs = 3.
7.8. PF CONTROL FOR HCSC WITH HS-SVM
Closed loop control for 6-switches CSR aims are regulating the dc-side current
(Idc), tracking reference active power (Pref) and reference reactive power (Qref) signals as
described in [80] - [84]. A similar control strategy is discussed in this section for the
HCSC with HS-SVM. The optimization of the controllers is not the main issues presented
in this thesis. Nevertheless, presenting the ability of the proposed HCSC with HS-SVM
to operate with variable PF and to follow the required Pref and Qref signals in the PCC is
important to validate the proposed HCSC as well as the HS-SVM flexibility.
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The study is conducted using the converter shown in Fig. 6- 7, where one can see
the current directions and the voltage polarities. The three phase voltages and the three
line currents at the PCC, (V(abC)s) and (I(abc)s), are measured along with the dc-side current
(Idc)· The three phase voltages across the capacitors (V(abC)) are calculated instantaneously
using measured ac-side variables and the input filter parameters, RacLacCac, using (7- 6).
Abc/aß conversion is used in (7- 6) to simplify the instantaneous calculation process.
Also, the capacitor current I(aß)cap (I(abe)eap) are calculated using V(ap) (V(abc)) and Cac.
From Pref and Qref in the PCC and V(aß)s the required values of I(aß)s_ref WQ generated
from (7- 7) - (7- 10). By subtracting I(aß)cap fr°m the required I(aß)s_ref > the current
required from the HCSR (I(aß)_ref) is found using (7- 11).
V(aß) = V(aß)s _ !(aß)s x (Rac + JwLac)
Pref — VasIas_ref + VbsIbs ref + VcsIcsref — ^ (VasIasref + VßsIßsref)






















By this procedure, the capacitor voltage is emulated with pure sinusoidal
waveform (V(aß)) and the required current from HCSC ?(aß) ref is calculated. So, one can
follow the command of Pref and Qref easily, after the input ac-side RacLacCac filter effect is
isolated. That is done by using switching function concept where I(abc)_ref is represented
in (7- 12). Using abc/dq transformation with capacitor voltage V(aß) (V(abc)) angle in the
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rotating reference frame, one can follow I(dq)_ref· Then, (7- 13) - (7- 15) are used to
calculate the modulation indexes ma and mq used to generate m(abC) required to follow Pref
and Qref.
I(abc)_ref = m(abc) x Idc <7" ^)
I(dq)_ref = m(dq) x ldc (7' ^)
nid = Id_ref/Idc (7- 14)
mq = Iq_ref/Idc (7" 15)
When Ncs = 3, the minimum sampling step of DS-1 103 was 36µ8 when HCSC
with HS-SVM was used for Pref and Qref control. The dc-side impedance is increased to
90 mH with a 10O resistance to reduce the dc-side current variation during switching. A
step change from Pref = 400W and Qref = OVAR to Pref = 300W and Qref = -300VAR
(leading) and vice versa is created every 0.1s to test the HCSC with HS-SVM.
Experimental results are shown in Fig. 7-16.
In Fig. 7- 16, Pref and Qref variations are in the first window. IdC gives an
acceptable transiant response in the second window. The third window is spilt into two,
one for each operating condition (combination of certain Pref and Qref), where ma, Va and
Ia are shown. The fourth window show I3S and Vas in the PCC for a total of 0.3s. Finally,
las and Vas are shown for one ac-side line cycle for each operating condition. I3 is rich in
LOH due to the variation in the number of pulses, they are dense in the middle of the
cycle. Vas and I33 for phase A gives exactlly the required Pref and Qref with UPF in the last
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Fig. 7- 16 :- The effect of Pref and Qref variations in HCSC with HS-SVM.
7.9. Conclusion
This chapter is presenting a hard switching SVM (HS-SVM) scheme suitable for
operation with two proposed types of HCSCs, one employs an SCR bridge and two
switches for actively commutating the SCRs, while the other employs three SCR and four
switches. Unlike previous HCSCs, they are bi-directional and have no PF limitations
when HS-SVM is used. These characteristics allow voltage regulation and reactive power
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factor compensation. In fact, their capabilities are similar to those of the standard fully-
controllable CSCs that require six force-commutated switches.
Typical values of experimentally calculated turn-off times of inverter grade SCRs
available in the market today are considered for a realistic analysis of the potential and
limitations of the proposed topology. For instance, due to the SCR' s commutation issues,
the maximum modulation index (gain) for the HCSC is reduced. The gating signals for
the semiconductor devices in HCSC with HS-SVM are compared to those of 6-switches
SVM-CSC. The switching frequency of the four force-commutated switches is higher
than those of a conventional CSC for a given value of fcycie used in SVM.
The HCSC with three SCRs and four IGBTs was implemented experimentally
and simulation results were obtained. The proposed HCSC has potential to present
harmonic spectra similar to those of six-switch CSCs in the ac-side and in the dc-side
voltages and currents. A procedure permitting the HCSC with HS-SVM to follow the
required Pref and Qref using simple closed loop control circuit was discussed. The




8. Soft-switching SVM for HCSC
8.1. Introduction
HS-SVM presented in the previous chapter can drive three SCRs four IGBTs
HCSC. But, IGBTs are switched with high number of pulses for the same fcycie of 6-
switches SVM-CSC, which give high switching power losses. Besides, the harmonic
spectrum is worse than the one obtained for 6-switches SVM-CSC. And, mamax is limited
to a small value, which limits the band of switching frequencies where HCSC compete
the traditional 6-switches SVM-CSC.
In this chapter a new SVM technique for HCSC is proposed, named by the author
soft switching SVM (SS-SVM). When the angle between current and voltage vectors in
the input of the HCSC is known it is possible to identify what transitions between active
states can be executed with a more forward biased SCR blocking a less forward biased
SCR in the even sectors. This is line-commutation (soft-switching) as occurs for
conventional six SCRs phase controlled CSCs and can be implemented using soft
switching (SS). There is always one transition can be done by soft switching in each
SVM cycle for HCSC while the other require hard-switching. By this way, the number of
zero state segments can be reduced to one and sequences with three segments can be used
in all sectors to regain good harmonic spectrum, reduce frequent switching of IGBTs for
the and mamax can be increased. SS-SVM is presented in this chapter using simulation and
experimental results. Parts of this chapter materials were presented in [85], [86].
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8.2. SS-SVM PRINCIPLES FOR THE THREE SCRS AND FOUR
IGBTs HCSC
The proposed three segment sequence of states is started with a zero state to give
opportunity for the algorithm to decide which active state should be used next (first). If
the common device of the active states in a given sector is an SCR the zero state is
implemented through this SCR to reduce switching stress on S7 (I10). If not, the zero state
is implemented with S7. The choice of which zero state should be used in each sector
follows the guidelines presented in Table 8- 1, with the exception of the first zero state of
odd sectors which require to be implemented using S7 due to a certain issue, presented
later on, appears when both sectors and cycles transactions appears in the same time.
The second state is the active state that will allow natural commutation in the
transition to the other active state, when an SCR is fired and the other is blocked. It can
be identified based on specific input voltages relationships depicted in Table 8- 1 . This
can be changed during a sector as the instantaneous values of the phase voltages vary,
making one phase voltage change from smaller to larger than the other. In such a case,
the sequence of active states should be reversed from the sequence shown in Fig. 8- 1 (a)
to the one in Fig. 8- 1 (b) or vice versa to obtain a line-commutation. This procedure is
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Fig. 8- 1 :- Sequences of states required for line-commutation (soft switching).
Table 8- 1 : - Ac side voltage relations and required states sequences in SS-
SVM.
Sector Key voltage relation
Vc>Vb
Vb>Vc


































To understand the logic behind SS-SVM, let's take one of the even sectors, sector
four as an example, the same can be done for other even sectors. There, the nearest active
states are I4 (S5-S4) and I5 (S5-S6). Transition from state I4 to I5 requires the
commutation of S4 what can be done with line commutation by firing S6 if VA > Vb. In
this case, as shown in Table 8- 1, one should use the "up sequence" I10-I4-I5 as depicted in
Fig. 8- 1 (a). On the other hand, when Vb > Va one should use the "down sequence" I10-
I5-I4 shown in Fig. 8- 1 (b). The magnitude of Vc is irrelevant in the process. The voltage
relations that need to be considered in each sector for realizing one of the two transitions
between active states with SS are shown in Table 8- 1 . There one can also see when up
and when down sequences should be used and if the transition will result in soft
switching of an SCR (mandatory to guarantee safe commutation) or of an IGBT. The
latter is not mandatory but should be used for the sake of half wave symmetry of the
waveforms, for harmonic spectrum without even harmonics.
It should be noted that as the PF of the HCSC varies, the moment when a phase
voltage becomes smaller or larger than another is changed in the SVM sectors. Fig. 8- 2
shows the voltage magnitude relations for the HCSC operating with PF = cos 10°, leading.
In such a case, the center point of the "voltage disc" Vc > Va > Vb leads I5 by 10°. For
lagging power factor, the "voltage disc" should be rotated clockwise with respect to the
current vector by an angle equal to cos"1 (PF). Thus, for a lagging PF equal to 0.866,
(cos30°), only the up sequence should be used for success soft-switching.
One can note from results in Fig. 7- 12 to Fig. 7-16 that the capacitor voltage is
distorted in SVM-CSC and HCSC with HS-SVM, the same happens in HCSC with SS-
SVM. The concept of SS-SVM is depending on the line to line voltage polarity. In CSCs
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the current in the converter ac-side before filtering is a pulsating current, the same for
HCSC. Thus, the voltage in the ac-side capacitors terminals is distorted. One should
check if this distortion has an impact on the safe commutation of SCRs using SS-SVM.
VB>VA>V,
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Fig. 8- 2 :- Input voltage relationships and current complex plane for the HCSC with
PF=COs 10°, leading.
From Table 8- 1, in sector zero when up sequence is used VB > Vc is required and
exist if there is no voltage distortion. First lio is used in the beginning of the SVM cycle,
where no current drown from the ac-side. This implies no distortion in capacitor voltages.
Then I6 is used with S1-S6 turned ON and withdraw current from the capacitor voltage
Vab, which leads Vab to be reduced, VA is reduced while VB is increased, while Vc
should have no effect. Thus, VB becomes higher than what it should be without distortion
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which is already higher than Vc, which enhances state transition from Io with S6 to Ii
with S2. Thus, distortion in the capacitor voltage support SS-SVM concept. In SS-SVM
the capacitors voltage distortion is an obstacle in deciding the switching instants. PLL
(Phase looked loop) is used to generate a pure sine from distorted capacitors voltages,
those are used along with the required reference current to generate the gating signals.
The three SCR and four IGBTs HCSC topology itself does not impose any
limitations on the PF. In HS-SVM, SCRs are always actively commutated independent on
the PF. And, if t0fr.min is respected the input voltages have no impact on the safe
commutation of the SCRs. On the other hand, when the HCSC is controlled with SS-
SVM, there will be a line-commutation of an SCR per SVM cycle, which requires a
given voltage relationship to be successful. The decision of using either the up or the
down sequence of active states is taken in the beginning of the SVM cycle, based on a
given voltage relationship. This cannot be changed during that SVM or commutation
failure might occur. Thus, in the proposed SS-SVM scheme, it is necessary that the
voltage relationships do not change inside an SVM cycle to guarantee the safe
commutation of SCRs. Therefore, the angle between the current and voltage in the input
of the CSC, not including the filter, can only be varied in step. This problem can be
prevented by limiting the angle between the reference current and capacitor voltage to a
set of discrete values given in (8- 1).
n = NCS f.(f n = NCS
zi-zv=± S^t? + 30=±S?) (»-?n=l ^CS n=l
Where ZV is the rotating capacitor voltage vector angle, ? is the required
rotating current vector angle. The 30° angle is added because of the phase shift between
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phase and line voltages, which impact SCR commutation in SS-SVM. d3(?) is an array of
angles with length n, one of those is required between current and voltages vectors for
safe commutation. In (8- 1) the number of possible values of PF and also d3(?) array
length increases and the different between allowed values decreases as Ncs increases.
When Ncs = 3 is used, it resulting in multiples of 20°angles with 10° maximum error.
This can be reduced by increasing Ncs at the expense of increasing switching frequency.
However this would also increase the commutation losses and mamax would be reduced.
The magnitude of the pulsated converter current for phase A (Ia) can be varied
continuously. But the phase angle between the I3 and Va cannot. Thus, one cannot control
active and reactive power for HCSC independently and continuously. In such a case, one
should create a reference current vector, with the above mentioned angle restrictions, so
that Pref is followed accurately while accepting an error in Qref. So, the value of 5b (before
changing), which satisfies the exact Pref and Qref, is modified to be d3 which satisfies (8-
1) as one of d3(?) array values, which satisfies Pref while accepting error in Qref. And, the
magnitude of the reference current vector is recalculated to give the required value of Pref.
Qref will present an error with respect to the reference value, Q3 is the available reactive
power. Then, from the value of Idc one calculates ma, which should be smaller or equal to
mamax, presented later on. This would be quite acceptable in applications such as SMES
and grid-side converter of an adjustable speed drive, where the main task of the HCSCs is
to control the active power flow, with reactive power flow control being an added value.
The proposed logic for generating SS-SVM gating signals is as follows. First, the
capacitor voltages V(ttß) (V(abC)) are created using (7- 6). Then, the preliminary values of
the current required from the HCSC I(aß)_ref (I(abc)_ref) are generated from Pref, Qref and
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V(aß) (V(abc)) using (7- 1 1). In the following, if the dq frame reference angle is taken from
source voltage V(abC)S the variables will be written with double dash (I or V). And, if it is
taken from capacitor voltage V(aß) (V(abc)) the variables will be written with single dash (T
or V). I(abc)_ref is the current required from HCSC. In HS-SVM it is converted to dq frame
where the frame reference angle is taken from V(aß) (V(abC))· The angle between Va and Ia
in this case is ob (before adjusted). Ob is given in (8- 2) using Idb and Iqb (dq currents
before adjusted), ob should be changed to the nearest value from ôa(n) in (8- 1), that is d3.
tan(5b) = p (8- 2)•db
To follow the required Pref, IdI calculated from (8- 3) should be followed.
Idcap (Capacitor current) are calculated from I(aß)caP· The value of Id required in the
terminals of HCSC to follow Pref is calculated in (8- 4). Since V(abc), by definition, lags
V(abc)s by an angle (a), then Id with V(abC)S as dq frame reference angle can be represented
with (8- 5) using f¿ and Iq with V(abc> as dq frame reference angle.
Î£ = A (8-3)
2 Vds
1Cl = ids _ !dcap (8_ 4)
íd = îd cos(oc) + Iq sin(a) (8- 5)
Both of f¿ and I^ should change with a certain profile to reach the required Id and
satisfy Pref. After they change they should satisfy (8- 6) with 5a being the nearest value
from array ôa(n) calculated from (8- 1). When angle a supposed to be constant, using (8-
2) and (8- 6) to rewrite (8- 5) one can reach (8- 7) which include Ida, Iqa, Idb and Iqb (dq
frame values for the required currents from HCSC after and before changing to adequate
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SS-SVM concept). That is rewritten in (8- 8). From (8- 8) and (8- 6) one can reach (8- 9).
That is substituted by (8- 10). Then, the value of Ida and selected d3 satisfying (8- 1) are
used to calculate Iqa from (8- 6).
tan(5a) = JM (8- 6)•da
? = ïdb cos(a) + r^sinCa) = I^ cos (a) + Ïq7sin(a) (8- 7)
tan(a) = ?ß^ (8- 8)Iqa Iqb
tan(ct) = _Sf_ (8- 9)Idatan(6a)-Iqb
-— _ ~f^+I^tan(a)
da — l+tanatan(5a) (8- 10)
Ida and Iqa are the dq component with the angle of V(abC) taken as the frame
reference angle for Idqref· It is used to calculate the modulation index in SS-SVM from
(7- 13) - (7- 15). The reactive power available (Qa) is calculated from (8- 12) with Iqa
calculated from (8- 11). This procedure satisfies (8- 1) and guarantees safe commutation
in SS-SVM with the required Pref and Q3 instead of Qref. This procedure is presented as an
example of satisfying SS-SVM restriction, which is used in this thesis. It can be changed
depending on the application and which variable is respected, Pref or Qref or Id0. Another
procedure which is not presented here is to follow accurately Idc when its exact regulation
is required while both Pref and Qref can present an error.
îq7 = Tq7cos(a)-"Td7sin(a) (8- 11)
Qa= \ VdTx(C + Ça7) (8-12)
The next step is to identify the sector and respective states, duration of states and
the sequence (up or down) that should be used. The sector and active states are identified
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directly from f?, i.e. the reference vector is in sector five for (0° < (pi < 60°) and the
nearest active states are I5 and i6. The selection of the up or the down sequences depends
on the voltage relations in the ac-side. For leading PF with 10°, the voltage rings are
rotated counterclockwise and the first two SVM cycles of sector five (0° < f? < 40°)
should be implemented with the down sequence while the last SVM cycle (40° < f? <
60°) with the up sequence, as shown in Fig. 8- 2. There, the center point of the segment
"Vc > VA > VB" leads I5 by 10°. The first 40° of sector five take place under "Vc > VA >
VB" and the last 20° take place under "VA >VC > VB". In such a case, for NCs=3 and
following the directions of Table 8- 1, the down sequence is used in the first two SVM
cycles (40°) and the up sequence in the last SVM cycle (20°). The same applies to the
other five sectors. On the other hand, if NCs = 4 with PF = 10° leading, the key voltage
(Vc > Va) reverses in the third SVM cycle and a commutation failure might occur.
The impact of the ac-side voltage waveforms on the selection of the type of
sequence is shown in Fig. 8- 3, there the gating pattern for the HCSC with SS-SVM when
ma = 0.7, Ncs = 3 and PF = cos 10° leading is shown. The upper window illustrates the ma
reference current signal (Ia.ref), the capacitor voltage across phase A (Va) with PLL and
line voltages between phases A, B and C (Vab and Vac). The lower window in Fig. 8- 3 (a)
illustrates SCRs gating pulses in HCSC with SS-SVM. And, the lower window in Fig. 8-
3 (b) illustrates IGBTs gating pulses in HCSC with SS-SVM.
Let's investigate what happens in sector two when PF = 10° leading is used as it is
shown in Fig. 8- 3. VAc is required for deciding whether an up or a down sequence
should be used in sector two, as mentioned in Table 8- 1. S3 is the common element for
states I2 and I3 and S7 is used for implementing the zero state (I10). For (170° < U)t < 210°)
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in Fig. 8- 3, Vac > O and the down sequence (I10-I3-I2) should be used. One can see that
S7 is switched first followed by S3 and S4 (state I3) then S3 and S2 (state I2) as described
in Table 8- 1 . For VAc > 0, firing of S2 (lower half leg of phase C) will block S4 (lower
half leg of phase A). Following the same procedure, for (210° < cot < 230°), VAc < 0 and
the up sequence (I10-I2-I3) is used.
Zero state is realized through S7 in even sectors and through the bridge in odd
sectors. This approach might fail in even to odd sector transitions, if SVM sector and
SVM cycle transitions appear in the same time and down sequences are used in both. As
an example, a transition from sector four to sector five would require a transition from
active state I4 (S5-S4) to zero state Ig (S3-S6), when commutations of both switches and
SCRs take place together. The success of the latter is depends on the input voltage
relations. To avoid this problem, the first state in all sectors is implemented with state I10
(S7), to which any SCRs commutations is safe.
In Fig. 8- 3 the even sector is ended with an up sequence. In this case, the first
zero state of odd sector can be implemented with a bridge leg. But, it is implemented with
S7 to avoid changing the freewheeling procedure in the beginning of odd sectors
depending on states sequence for the sake of generality and simplicity. If down sequence
appears in the last SVM cycle of the SVM sectors, the first zero state of an odd sector
should be implemented with S7. Fig. 8- 4 presents the same results of Fig. 8- 3 with PF =
cos30° leading, where sectors are ended with down sequence and first state in all sectors
should be implemented with S7.
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Fig. 8- 3 :- Gating pattern for the HCSC with SS-SVM when ma = 0.7, Ncs = 3 and
PF=COs 10°, leading.
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Fig. 8- 4 :- Gating pattern for the HCSC with SS-SVM when ma = 0.7, Ncs = 3 and
PF=COs 30°, leading.
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8.3. Average switching frequency of the
Semiconductors
In this Section, the total number of pulses per line cycle (Np) imposed on IGBTs
and SCRs in HCSC with SS-SVM are calculated. The HCSC presents an asymmetrical
topology. The SS-SVM technique employs three segment sequences, with one zero state
segment. From Fig. 8- 3 and Fig. 8- 4, the following average switching frequency
calculations can be understood.
S7 is presenting Ncs pulses in each of the even sectors, and one in each of odd
sector for a total of 3 Ncs + 3 pulses per line cycle. The bridge IGBTs switch in four
sectors. In one, an odd sector, each of them realizes a zero state switching Ncs pulses
minus 1 , realized by S7 in the beginning of the odd sector. The other three occur when
the desired line currents in their phases present the appropriate direction. In two of those,
where they belong to one of the two active states, they switch Ncs pulses, in each of
sector. In the remaining (even) sector, they are used to implement both active states but
unlike in the 6-switch SVM-CSC, they need to be turned off to actively commutate an
SCR, thus operating with NCs pulses in that sector. So, each bridge IGBT presents 4 NCs
- 1 pulse per line cycle.
Regarding the SCRs, they are used to implement one active state in two even
sectors, with Ncs pulses per sector. In one odd sector, between the previous two sectors
and where they are common to the two active states, they are used to implement the zero
state, with the exception of the first zero state ofthat sector, realized with S7. In such a
case, the SCR will not be common to the last state of previous sector and the first of the
actual sector. Besides, since the first state of the following even sector is implemented
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through S7, there will be an extra SCR pulse with respect to HS-SVM. Therefore, each
SCR will present 2 Ncs + 1 pulses per line cycle. That can be observed in Fig. 8- 3 and
Fig. 8- 4 for the HCSC operating with SS-SVM and ma = 0.7, Ncs = 3 for PF = cos 10°
and PF = cos30° leading, respectively. In the first case, up and down sequences are used
while in the second only the down sequence is. The total numbers of "pulses" of the
HCSC with SS-SVM is 15 Ncs for IGBTs and 6 Ncs + 3 for SCRs.
8.4. Limitations on the modulation index (ma)
The maximum modulation index (mamax) is limited by the mandatory time of use
of the zero state (t0ff.min)· As this increases, ma.max is reduced. For the HCSC, the value of
the smallest possible zero state ON time (tz.mjn) is set based on the time required by an
SCR to regain its blocking capability after being actively commutated and how often this
occurs in the SVM cycle. There are two zero states in HS-SVM sequence of states, while
there is only one in SS-SVM. Thus, tz.min-HS = 2tz.min-ss = 2toff.min = 2ktq. Therefore, mamax
with SS-SVM is higher than mamax with HS-SVM. The impact of tzmin on mamax is
calculated by substituting (1- 4) and (1- 5) in (1- 6) for tz.m¡n yielding (8- 13), one obtains
(8-14) when solving for ma. The mamax occurs for ? = p/6 and its value is given in (8- 15).
tcycie - tcyciema sin (f - ?) - tcyclema sin(e) > tz.min (8- 13)
__ ^-tz.min'cycle /? ? ?\ma < . /p -? rm (8-14)sin(--GJ+sin(0)
Ma.max *¦ ^z.min'cycle \°~ ^)
Fig. 8- 5 shows how mamax varies with fcycie and t0ffmin for both HS-SVM and SS-
SVM. There one can say that high mamax is obtained by using fast SCRs. And, a trade-off
solution involving mamax and the size of ac-side filter needs to be worked out. As an
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example, for SVM with Ncs=3, fcycie= 1080Hz and with ????????=50µ8 (k=2.5 and tq= 20µ8)
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Fig. 8- 5 :- mamax VS fcyc|e at different t0ff.mjn for HS-SVM and SS-SVM techniques.
8.5. Simulation and experimental results
A simulation and experimental study was conducted for the HCSC with SS-SVM,
Ncs = 3 and chapter 7 system specifications. Fig. 8- 6 shows the simulation results for
waveforms and harmonic spectra for the HCSC operating with SS-SVM. The ma = 0.7
and PF = cos 10° leading to avoid the key voltage relations to change inside the SVM
cycle thus preventing commutation failure as described previously. There the waveform
of Ia does not present the double switching pulsed in the middle of the positive and
negative semi-cycles as it was in HS-SVM, reflecting the potential for reduced switching
losses of this technique. The waveforms of the HCSC with SS-SVM are similar to those
of the 6-switches SVM-CSC with three segment, regarding shape and harmonics
components. With the same operating conditions results were taken in Fig. 8- 7 from the
experimental set-up shown in Fig. 7-11. Both theoretical and experimental results for
HCSC with SS-SVM are similar to each other.
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(a) Waveforms.
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Fig. 8- 7 :- Experimental results for HCSC with SS-SVM for ma = 0.7, Ncs = 3 and
PF=COs 10°, leading.
The impact of changing the sequence (up <->· down) in SS-SVM to prevent
commutation failures is verified next. This approach is not necessary in odd sectors,
where there are no SCR commutations, but is used for the sake of waveform symmetry.
A commutation failure implies that the firing of one SCR will not block another. The dc-
side current will not be switched from a phase to another. Thus, a current pulse will be
wider than it should (an SCR keeps conducting) in one phase and a pulse will be missed
(an SCR is fired but does not latch on) in another phase. Since the SCRs are placed in the
bottom part of the bridge, the negative semi-cycle of the currents will be affected. There
will be no change in the current waveforms in the positive semi-cycles, since an IGBT
will keep conducting as usual. Thus, the current waveforms lose the half-wave symmetry,
which generate even harmonics. This is seen in Fig. 8- 8 obtained for ma = 0.7, PF =
cos 10° leading and SS-SVM using only the down sequence where the last pulse of the

























Fig. 8- 8 :- Experimental results for commutation failure with down sequence in all SVM
cycles for HCSC with SS-SVM for ma = 0.7, Ncs = 3 and PF = coslO0, leading.
In Fig. 8- 8 (a), the third pulse of current in the current negative half cycle
becomes wider. If the shape of the pulses in the positive and negative ac-side current half
cycles is not the same, half wave symmetry is lost. Regarding the harmonics spectrum in
Fig. 8- 8 (b), the even harmonics like 2nd and 4th are appearing because the half wave
symmetry is lost.
The effect of step changes in both Pref and Qref is illustrated in Fig. 8- 9. There the
operating conditions are varied from Pref = 400 W and Qref = 0 VAR to Pref = 300 W and
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Qref = -300 VAR (leading) and vice-versa evey 0.1s. The first window shows the active
power Pref. The secand window shown both of the required reactive power Qref and the
actual one (Qa). The third window shows Idc, it has acceptable transient performance. The
selected ôa, one angle from the d3(?) array group of angles available in (8- 1) is changing
during transient periods and the available reactive power Qa is adjusted after the transient
periods of IdC are ended. The difference between Qref and Qa in steady state operation is
affected by the value of Pref. When Pref =300 W then Qa~ -330 VAR is the actual value of
reactive power which is close to Qref = 300 VAR , while when Pref = 400 W then Qa~ 20
VAR is the actual value of the reactive power which is close to Qref= 0 VAR.
The fourth window is split into two, each one illustrates whether up or down
sequence is used in each SVM cycle for both operating conditions during one ac-side
current line cycle. When up (down) sequence is used the SIMULINK logic give one
(zero). There, the left hand side is for Qref = OVAR and Pref = 400W case, up sequence is
used all the time. While the right hand side is for Qref = -300VAR (leading) and Pref =
300W, this one is the case presentead in Fig. 8- 2, the angle between V3 and Ia is 10°
leading and the down sequence is used for the first two SVM cycles while the up
sequence is used for the last SVM cycle.
The fifth winodow is spilit into two, there Va, ma and Ia for phase A are shown for
each case, one can note the effect of sequence variation in Ia. Both of V38 (dotted) and Ias
(soled) are shown in window six for a complete period (0.3s). In the last window Vas
(dotted) and I35 (soled) for each case are presented. There in the left hand side one can
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Fig. 8- 9 :- The effect of Pref and Qref variations in HCSC with SS-SVM.
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8.6. Conclusion
A SS-SVM technique suitable for the HCSC employs three SCRs four IGBTs is
proposed in this chapter. With SS-SVM, the HCSC presents a performance level
equivalent to that of conventional 6-switches SVM-CSC in terms of flexibility and
harmonic distortion. While the HCSC topology reduces the number of force-commutated
switches required for the converter, the proposed SS-SVM scheme reduces the number of
switches commutations and makes some of them soft-switching.
The gating signal generation scheme needs to be more sophisticated for dealing
with the commutation issues of SCRs. It considers the instantaneous voltages at the input
of the HCSC and the desired PF to determine the order of the active states in a three
segment sequence which allows at least one soft-switching commutation in SVM cycle.
The proposed SS-SVM increases the maximum gain of the HCSC and reduces the non-
characteristic current LOH appears in HCSCs operating with HS-SVM and LSFs.
The drawback of the proposed SS-SVM scheme is that the angle between current
and voltage cannot be varied continuously. The step size is defined by the number of
cycles per sector used in the SVM and the maximum angle error is equal to 10° for SVM
with three cycles per sector. So, active and reactive power cannot be controlled
independently. And, one can choose to create a reference current vector with Pref while
accepting an error in Qref. Experimental verification support SS-SVM concept, that
include commutations success and failure results, beside the possibility of changing the





The proposed HCSC topology can replace the widely used 6-switches CSC
topology if it is less costly in both establishing (capital) and life time losses points of
view at a certain power range. The proposed topology concepts and modulation process
presented till now are not sufficient. HCSC is less costly than traditional CSC in
establishing cost point of view, since one SCR is cheaper than an IGBT plus its series
diode with the same power rating [63], [73] - [75]. Nevertheless, that should also be
investigated since both topologies semiconductors need drives and heat sinks. But, what
needs to be investigated more is the power loss in each device inside the topology and
power losses for the whole topology as well, which may affect the power rating of
selected devices, the heat sink sizes and the cost for the entire life of the topology.
In the previous chapters, it has been shown that a reduction in the number of
switches from 6 to 4 for a flexible bi-directional CSC can be achieved at the expense of
an increment in the switching losses of the remaining switches. The increment, per
switch, was of 100% for the HS-SVM and roughly 33% for the SS-SVM. This should
lead to higher switching power losses on the switches. One should prove that the overall
cost saving still exists in the worst operating conditions appearing at certain PF for
HCSC. Power losses for each device in HCSCs should be less than the same device in the
traditional 6 switches CSC to present lower rating components and smaller heat sinks.
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Besides, the complete topology power losses should be lower to compete in the high
efficiency class.
Few publications deal with thermal calculations for losses in IGBTs switches,
most of those considering VSC [87]. Minimizing the losses in 6-switches CSC was
presented in [88]. A preliminary trial to calculate losses in CSCs was presented in [89].
Comparison from a cost point of view between CSI and VSI linked with dc/dc boost
converters was presented in [90]. Also, important hints for the difference between VSC
and CSC calculation process in both conduction and switching losses was presented in
[91], but the modulation technique effect on power losses calculation was not considered.
9.2. General economical formula
Table 9- 1 shows the difference between traditional CSC and HCSC for each
device using components count. There negative (positive) sign means that there is a
saving (adding) component in HCSC for this device. The heat sink size depends on losses
which are represented by heat, not included in Table 9- 1. HCSC is economically
effective if (9- 1) is satisfied.

























Cost (2T + 2D +2TD + CSC heat sinks) » Cost (3SCR +3RD+ HCSC heat sinks) (9- 1)
9.3. Power Losses categories
The power losses for semiconductor devices are conduction and commutation
(switching) losses. The modulation technique has a significant impact on the switching
stress and losses on the semiconductor devices. Besides, the modulation technique for
HCSC changes the conduction losses as well as switching losses, not the case in 6-
switches CSC.
The pulses number per ac-side line cycle and conduction period for each device is
used for a preliminary estimation for the switching and conducting stress on the
converter. The power losses at a certain power range should be calculated with worst case
losses for the selection of the semiconductors and cooling element required to keep the
junction temperature below a specified value.
Let's select a high power range where one single IGBT can be used. It is worth
mentioning that usually in extra high power applications IGBTs are connected in
series/parallel as presented in [77]. For around 1700V/1100A, Table 9- 2 is showing for
selected devices datasheet information required in power losses analysis at certain
operating conditions [92]. Selected devices are changed with power rating. Even in the
same power rating one can select different components with different datasheet
information, which resulted from different manufacturer and semiconductor design
technology. Here a procedure to calculate conduction and switching power losses for
each device in traditional SVM-CSC and HCSC with HS-SVM and SS-SVM is
presented.
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Table 9- 2 :- Datasheet information for SCR, diode and IGBT used in HCSC.




'DS1O [V] 1.5 V The least IGBT drain source forward voltage
Rds [??O] 1.05 ??O The equivalent IGBT series resistance between drain and source
VDS [V] 2.34 V (800A) The forward IGBT drain source voltage at selected current
E0n [mJ] 300 mJ (800A) Switching ON power losses of IGBT at selected current
Eoff[mJ] 330 mJ (800A) Switching OFF power losses of IGBT at selected current
Diode Fl 400NC 180
Diode
Exact rating 1800V/1093A
VF,o[V] 1.62 V The least diode anode to cathode forward voltage drop
rF [??O] 0.39 ??O The equivalent diode series resistance between anode and cathode
Vf[V] 1.93 V (800A) The diode anode to cathode forward voltage drop at selected current
Ed,rec[mJ] 75 mJ (800A) The diode reverse recovery energy at selected current, di/dt=100AVsec
SCR R1448NS18H
Thyristor (inverter grade with low conduction power losses)
Exact rating 1800V/1448A
VAK,o[V] 1.3 V [The least thyristor anode to cathode forward voltage drop, threshold voltage
Ga?[?1O] 0.25 ??O The equivalent thyristor series resistance between anode and cathode
Vak [V] 1.5 V (800A) Thyristor anode to cathode forward voltage drop at selected current
Et,rec[mJ] 85 mJ (800A) The thyristor reverse recovery energy at selected current, di/dt=100A^sec
40µ3 Thyristor turn off time
Different of components for 1700V/1100A power range are investigated, there
one can find the following. VDs,o for IGBT, VF>0 for diode and VAk,o for SCR are around
1.5V (+0.25V). The equivalent series resistance for diodes and SCRs are around 0.3mQ
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(+0.ImQ). That is one quarter of IGBT' s equivalent series resistance which is around
1.2mQ (±0.2mO). Also, turn-on power losses for diodes and SCRs are neglected. Turn-
off power losses for SCR are around two times those of a diode, inverter grade SCR have
less voltage drop and turn-off power losses than phase controlled SCRs and selected
diode showing somehow high switching losses and voltage drop ratings. IGBTs have
nearly equal turn-on and turn-off power losses each is from four to five times as much as
the turn-off losses for diodes.
9.4. Conduction power losses
CSCs require switches capable of blocking reverse voltage, which are
implemented with a diode in series with an IGBT. As a result, the conduction losses in
CSCs, where the dc-side current always flow through 4 semiconductors, 2 IGBTs and 2
diodes, is higher than VSCs where current pass through two semiconductors devices [91].
Since the SCR voltage drop is lower than turn-off devices in the medium voltage
range due to high forward IGBTs equivalent resistance [93], HCSC should compare
favorably with respect to the 6-switches CSC on conduction losses. There dc-side current
is passing through IGBT, diode and SCR, while in traditional topology it is passing
through 2 IGBTs and 2 diodes.
It is assumed that the dc-side current can be adjusted between OA and 800A with
0 < ma < ma.max in HS-SVM, that is 0 < ma < 0.78 with tq = 40µ8 for the selected SCR.
That permits HCSC with HS-SVM to operate properly for Ncs = 3. In 6-switches CSC
each IGBT conduction period do not depend on the modulation technique or ma, each
conduct current for 1/3 of the line cycle, Fig. 7- 6 illustrates the gating pulses for upper
switches group. Conduction power losses for each IGBT plus its series diode is
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Pcond-IGBT-D = ^ Idc[(VDS,0 + ^dc) + (VF<0 + rfIdc)] (9" 2)
In HCSC, freewheeling switch (S7) should be used to implement a zero state at
certain cases and the conduction period for IGBTs vary with the SVM strategy and ma,
this was presented in previous chapters. In power losses analysis zero state duration as an
average from (1- 4), (1- 5) and (1- 6) is in (9- 3).
tz = tcycle(l - 0.95ma) (9-3)
In HS-SVM each bridge IGBT conducts the dc-side current for 1/3 of the line
cycle minus 1/6 of the zero states. While, the free-wheeling switch conducts for 1/2 of the
zero states. The conduction power losses for freewheeling and bridge IGBT plus their
series diodes are calculated in (9- 4) and (9- 5), respectively. While, for each SCR the
conduction power losses is calculated using (9- 6).
Pcond-FW-D = (1"°'925ma) Idc[(VDS,o + ^dc) + (VFf0 + rfIdc)] (9- 4)
Pcond-IGBT-D =^"^ Idc[(VCE,0 + rCEIdc) + (VF>0 + rfIdc)] (9- 5)
Pcond-SCR = (1+°-965ma) Idc[(VAK,0 + ^dc)] (9" 6)
In SS-SVM the conduction losses of the bridge IGBTs and SCRs are slightly
decreased while those of the free-wheeling switch are slightly increased due to the use of
the free-wheeling switch to implement the first zero state in all sectors. When NCs = 3,
each bridge IGBT conducts the dc-side current for 1/3 of the line period minus 2/9 of the
zero states. While, the free-wheeling switch conducts dc-side current for 2/3 of the zero
states. The conduction power losses for freewheeling and bridge IGBT plus their series
diodes are calculated in (9- 7) and (9- 8), respectively. While, for each SCR conduction
power losses is calculated using (9- 9).
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rcond-FW-D —
(2-1.9 ma) Idc [(Vds,o + rDS Idc) + CVF,o + rfIdc)]
rcond-IGBT-D —
(1+1.9 ma) Idc[(VCE,o + rCEIdc) + (VF,o + rfIdc)]
rcond-SCR —




Table 9- 3 is presenting the conduction losses for SVM-CSC and HCSC with HS-
SVM and SS-SVM when IGBTs, diodes and SCRs specified in Table 9- 2 are used.
There, the largest power losses for the HCSC topology as well as bridge components
appears when mamax= 0.78. The worst conduction losses for the freewheeling IGBT is at
another ma, when :—— Idc is maximum depending on (9- 4) and (9- 7). Which
appears when ma = 0.53 and IdC=543.6A, there conduction power losses for freewheeling
IGBT plus its series diode is 576.5W in HS-SVM and 768.7W in SS-SVM. From this
analysis, one can conclude that the conduction power losses in any IGBT plus its series
diode in HCSC are less than those of 6-switches CSC. And, total conduction losses for
HCSC are less than those of traditional one SVM-CSC.











Total conduction loss (W)
ma
6-switches CSC 1139.2 6835.2
HS-SVM (HCSC) 991.7 442.6 576.5 348.2 4462.2
SS-SVM (HCSC) 942.5 590.1 768.7 330.9 4410.4
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9.5. Commutation (switching) power losses
From Table 9- 2, one can conclude that IGBTs switching power losses are
dominant if compared to SCRs or diodes. Calculation of the switching power losses of
IGBT should be accurate, 90% of switching losses in traditional CSC and HCSC appears
in IGBTs. An important issue should be presented to understand how commutation losses
are calculated either in 6-switches CSC or in the proposed HCSC. Since in both
topologies the upper devices are IGBTs connected in series with diodes, let's present
what will happen when SVM is used and the vector position is in sector one for either 6-
switches CSC or HCSC (not including the first state in each sector in SS-SVM which
implemented with S7). That was presented in Fig. 1-3 for SVM-CSC and Fig. 7- 3 for
HCSC. There, the lower switching device S2 (SCR in HCSC or IGBT in 6-switches) is
conducting current in entire sector. While, a switching between two of three upper IGBTs
(Sl (Ii), S3 (Ij+O and S5 (I2)) take place when the state is changed.
A mandatory overlap period is required to ensure that there is a dc-side current
path during states transition. During this commutation period, there are always two
IGBTs involved. Their commutation voltage will always be one of the line voltages. The
commutation from one state to the other appears either in the beginning or the end of the
overlap period. In the beginning, if the IGBT being turned ON (belonging to the state
following the overlap period) is more forward biased than the IGBT being turned OFF
(belonging to the state before the overlap period), that leads the turned OFF IGBT to be
turned OFF with zero current (softly) without any turn-off switching power losses. And,
in the end, if the IGBT being turned ON is less forward biased than the IGBT being
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turned OFF. That leads the turned ON IGBT to start conducting current with zero voltage
(softly) without any turning ON switching power losses in the end of the overlap period.
In other words, in odd sectors where upper IGBT conducting current is changing
each state transition, if the phase voltage of the switch which will be turned ON is more
positive than the other one that will be turned OFF, then, losses are generated in the
turned ON IGBT and the turning OFF will be softly. While, if the phase voltage of the
switch which will be turned OFF is more positive than the other one that will be turned
ON, then, losses is generated in the turned OFF IGBT and the turning ON will be softly.
Let's discuss what happens to series diodes. Turn ON losses for diodes are
neglected. During turn OFF, when the IGBT in series with the diode turning OFF power
losses appears there will be no opportunity to the diode to recover with negative current,
since this phase is more forwarded than the other involved in the commutation. If the
phase voltage of the switch that is to be turned OFF is less positive than the one turned
ON the switch turn-off softly, while reverse current is injected into its series diode and
become forwarded current in IGBT anti-parallel diode. That leads to recover the series
diode with turn OFF power losses. Turn OFF power losses for series diodes appear only
when there is no turn OFF power losses in the IGBTs during turning OFF.
Two procedures are available in calculating switching losses in converters,
simulation and average calculations. Average calculations were done before in [91] for 6-
switches CSC. There is a complexity appears in switching losses average calculations for
CSC compared to VSC [90], [91]. That includes the soft switching probability issue and
instantaneous line to line voltage effect during switching. Simulations used before for the
estimation of switching losses for VSC [94], less research deals with CSCs in general.
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The derivation of an accurate expression using average calculation for the
switching losses of the HCSC is complicated without solid references or guidelines from
6-switches CSC. Average calculation will be used to prove that the simulation procedure
for losses calculations in 6-switches CSC has good accuracy. That simulation concept
will be extended to HCSC and compared with average calculations for IGBTs in HCSC
to be confident of the results. Since switching losses for IGBTs is dominant, only
simulation is used in SCRs. Also, UPF is used for switching power losses. UPF operation
(either rectifier or inverter) generates the highest switching power losses in HCSC as we
will note later.
9.5.1. Average calculations for switching power losses
In 6-switches CSC, average calculations is done by assuming that the turn-on and
turn-off energies of the IGBTs vary linearly with the commutation voltages [91]. In
average analysis it is proposed that the switching frequency is high, can be used in LSF
with error. In 3-segment with 3-transitions SVM-CSC, independent on the PF each of the
3-line voltages affects one of those 3-transitions. Turn-on and turn-off losses are equally
weighted for the calculation of the total switching losses, that is available in even NCs
while giving slight error in odd NCs because E0n F Eoff. Since the difference between E0n
and E0ff is small, that can be neglected. Thus, 1/3 of the sum of absolute 3 -line voltages
over one SVM sector (60°) is proportional to the average switching losses regardless of
the PF at the CSC input, that is [/0p|???| + |VBC| + |VCAI = ^ X Vline], 1/3 of this value is
- ? Viinel, which is used in calculating the average switching losses for each switch.TC J
Each switch in CSC is presenting 3NCs switching pulses. Proposing that half of those is
180
presenting E0n while other half is presenting E0ff. Then, one can calculate the switching
energy losses for IGBT and its series diode using (9- 10). Also, an expression for the
switching power losses of one IGBT and its series diode is given in (9- 11) using (9- 10)
with (1- 3). From (9- 11) with fcycie=1080Hz and Table 9- 2 one can find that
Psw-igbt-d = 85.54 W, and Pese= 5 13.24W for the whole topology.
Esw-igbt-d = 3~? x I x (E0n-IGBT + Eoff_IGffr + Eoff_D)-^|^ J/cycle (9- 10)¿ p 'rated vrated
Psw-IGBT-D = -^T (Eon-IGBT + E0ff-IGBT + E0ff-o) j—~v "^ W (9" H)ZTC 'rated v rated
Psw-igbt-d = ^2 (0.3 + 0.33 + 0.075) H2£ = 85.54 W (9- 12)
The previous procedure for SVM-CSC is done with help of [91]. In HCSC the
calculations procedure is done in a similar way, but it is complex. Average losses
calculations will be done for IGBTs and their series diodes, 95% of switching losses.
With HS-SVM there are four transitions per SVM cycle. The switching is always
between two IGBTs, both from the bridge in odd sectors, and one from the bridge while
the other is the freewheeling one in even sectors. When the transition of states is between
bridge and freewheeling IGBTs in even sectors, there will be, in addition, a SCR turn-off.
In I, to I2 transition, or vice-versa, there is a line voltage involved. Also, in I¡+i to
I2 transition, or vice-versa, there is another line voltage involved. Unlike the case of
SVM-CSC where all three line voltages are involved in commutation, which simplifies
the voltages summation, only two line capacitor voltages are involved in the
commutation in HS-SVM. The third voltage will not be effective. In sector zero, as an
example, both |VAB| and |VCA| are involved. The maximum voltage summation for
involved line voltages should be considered as the worst case, since the power losses are
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dependent on the voltage values. That occurs when |VA| maximum, which appears in the
middle of sector zero. That takes place when f? and f? are in phase. That occurs at UPF,
check Fig. 8- 2.
Fourier series is utilized to represent the mean value of the sum of the
commutation voltages. Thus, the summations of those two voltages involved in
commutation depend on the PF and can be calculated in (9- 13) with the largest value at
UPF (ô = 0) calculated in (9- 14). Energy loss is presented in (9- 15), recall that half
switching losses are resulted from turn-on while the other half resulted from turn-off,
there are 6Ncs switching for bridge IGBTs per ac-side line cycle. Maximum switching
losses for each IGBT and diode with 6NCS switching can be calculated in (9- 16). With
fcycie=1080Hz and Table 9- 2, one can find that Psw-igbt-d = 222.4W and for four
IGBTs and four diodes in HCSC P = 889.6W.
IVa-I + IVoJ = I x Vline (\ - 5ZE4=^L sin (k?)) volt (9- 13)
IVabI + IVcaI = 1-73 X^x Vline Volt (9- 14)
Esw-igbt-d = ^ x 1-73 x ¿ x (Eon_IGBT + Eoff_IGBT + Eoff_ D) Ja^ ^Ua5. J/cycle (9_ j 5)¿ ¿TI 'rated vrated
Psw-IGBT-D ^— (Eon-IGBT + Eoff-IGBT + ????-?) ? J v^ ^ W (9~ ^)
9.5.2. Switching power losses with simulation results
The proposed simulation procedure is correct if the results achieved there are
similar to the results presented for average calculations in (9- 11) SVM-CSC and (9- 16)
for IGBTs in HCSC with HS-SVM. Moreover, since simulation results are depending on
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the instantaneous voltage value instead of the average one, it will be considered more
accurate than average calculation, if both have similar results.
It is important to detect the instants when Sl is switching either ON or OFF to
simulate the switching losses for Sl. Then, one needs to check the voltage polarity
between phase A and the other phase involved in the commutation process. If phase A
voltage is higher during switching a power losses proportional to line voltage is added to
Sl switching power losses, if not, no switching power losses appears on Sl. Fig. 9- 1
illustrates how switching losses in Sl can be simulated when Sl is turned off and S3 is
turned on. The same should be done for other switching from or to Sl. Then, all losses
for Sl are added together in one ac-side line cycle by accumulative procedure. The step
time in the simulation should be fixed and less than 1µ8. In the beginning of the ac-side
current line cycle, not including filter, the integrator is reset to calculate energy losses in
each ac-side line cycle. The switching power losses are finally converted from m Jole/ac
cycle to Watt.
Sl_to_s3
with overlap period T
All losses
Eoff/Vrated
Addation of other ON and OFF loss for Sl




Fig. 9- 1 !-Simulation procedure to calculate Sl switching power loss.
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Fig. 9- 2 is presenting the switching losses of Sl (IGBT 1), Dl (diode 1) and the
upper half CSC leg for phase A (IGBT 1 plus diode 1) in the first window. In the second
window, the gating signals of the top switches of the six switches SVM-CSC are shown.
The last window shows the ac-side reference current (Ia.ref), smothered phase A capacitor
line to line voltages (VAb and Vac waveforms). Sl switch in odd sectors is presenting
commutation losses in sector five and sector one, as expected, but not in sector three.
This can be explained by taking into consideration the switches and the line voltages
involved in the commutations during overlap period with Sl. In all sectors, Sl is
followed by S3 followed by S5. The turn-on commutation for Sl is from S5 to Sl.
Therefore, turn-on losses should appear on Sl when VAc > 0, (sector one and second half
of Sector five). And, turn-off losses for Sl occur in transitions from Sl to S3. Therefore,
turn-off losses occur when Vab > 0 (sector five and first half of sector one). This is
actually seen in Fig. 9- 2. It is interesting to see that Sl switches with no commutation
losses in sector 3. That happens because VAc < 0 and Vab < 0 yielding turn-off losses in
S5 and turn-on losses in S3 with no commutation losses for Sl. IGBT switching losses is
78.14 W in one line cycle. Turn-on power losses For Dl are neglected. And, turn-off
power losses appear when VA is less than the other voltage involved in the commutation
during Sl turn-off. This appears when Vab < 0, second half of sector one and sector
three. Fig. 9- 2 shows that Dl switching OFF losses are 8.86 W in one line cycle.
Finally, the switching losses obtained by simulation at the end of a line cycle for
the addition of IGBT plus its series diode are 87W. That is close to what is obtained with
the analytical expression in (9- 11), which is 85.54W what validates the simulation
procedure. Also, the switching losses, if they appear, are proportional to the instantaneous
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line voltage involved in the commutation process. And, around 90% of switching losses
appears in IGBT while around 10% appears in series diode.
Loss S1 Loss D1 Loss_S1 + D1
100.00




























-2.00K Sector 4Sector S Sector 0 Sector 1 Sector 2 Sector 3
555.56 558.345 561.13
Time imsi
549.99 552.775 563.915 566.70
Fig. 9- 2:- Simulation results for the commutation losses for 6-switches SVM-CSC.
(a) Power losses in switch Sl and its series diode, (b) Gating signals for upper IGBTs
(c) Ac-side reference current and voltages waveforms.
Similar simulation procedure is used for HCSC, Fig. 9- 3 presents simulation
results for the switching power losses of Sl (IGBTl), Dl (diode 1) and the upper half
CSC leg for phase A (IGBT 1 plus diode 1) in the first window. In the second window,
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the losses for S4 (SCR4), S7 (IGBT7), D7 (diode7) are shown. The third window shows
the gating signals of all IGBTs and SCR 4. The last windows shows the ac-side reference
current for phase A (Ia.ref) and phase A lines voltages waveforms for the HCSC operating
with HS-SVM and UPF.
To understand the switching losses results in HS-HCSC, it is worth recalling that
HS-SVM employs a 4-segment sequence with the active states separated by zero states.
Besides, the zero state is implemented by the free-wheeling switch in even sectors, and in
the bridge, in odd sectors, as shown in Fig. 7- 7 and Fig. 7- 8. In the odd sectors
commutations of switches involve elements of the bridge and are discussed first. The zero
state is implemented through S3 in sector five, Sl commutâtes to and from S3. Thus, only
the line voltage Vab is the key voltage for defining the type of commutations of Sl.
When UPF is used, Vab > 0 in sector five and Sl is always (turn-on and turn-off) hard-
commutated, that may not be the case for other PF. Recall from (9- 13) that UPF is the
worst case for switching power losses. Despite presenting virtually the same gating signal
with three pulses in sector five as in the 6-switch SVM-CSC, the accumulated
commutation losses in Sl at the end of sector five are much larger than those in the 6-
switches SVM-CSC presented in Fig. 9- 2. Conversely, in sector three where Sl is used
twice per SVM cycle to realizes the zero state there is no losses on it, since VAb < 0 and
Vac < 0 in that sector, meaning that the commutation losses will occur on either S3 or S5
and Dl have turn OFF power losses due to availability of a reverse recovery current.
The commutation losses calculation of Sl in sector zero where the free-wheeling
switch (S7) implements the zero state is complicated. There, Sl realizes both active states
with either S6 or S2. During the transition between an active state and the zero state, if
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the involved line voltage (Vab for S6 and VAc for S2) is larger than zero, then Sl is hard-
commutated while S7 is soft-commutated. With UPF Vab and VAc are larger than zero in
sector zero and all commutations of S 1 will be hard, And, S7 have zero switching power
losses although switching pulses appear in sector zero. Based on this concept, zero
switching power losses occur for S7 in sectors two and four. Also, S7 is not switching at
all in odd sectors. That leads the switching losses for S7 to be zero. With UPF operation
when S7 is turned off no power losses appear on it, while power losses appear in D7.
SCRs turn-on power losses are neglected. The commutation losses for SCRs are
small compared to IGBTs, 5% of switching losses in HCSC. That is concluded from by
fast comparison between E0n, E0ff, Ed,rec and Et,rec in Table 9- 2 and by noting that SCRs
switching present 1/3 of the IGBTs switching in HS-SVM. Switching losses in HCSC are
less than 20% from overall power loss in the considered power range. In short, SCRs
present less than 1% from overall power losses. Inaccurate calculation of turn-off power
losses for SCRs will not affect that much the overall power losses calculation accuracy.
SCRs safe commutation is depending on turn off the IGBT carry the current along
with the SCR and waiting 2.5tq until charge carriers in PN junctions stop. But, the diode
in the upper group is turning off with Ed,rec by injecting reverse current into the diode if
its phase voltage is less positive than the one involved with in commutation during turn
off. This current passing through the series diode in reverse direction and in the IGBT' s
ant-parallel diode in forward direction should pass also through SCR in reverse direction
during SCRs turn off. The series diode is stopping this current path before SCR
completely recover with partial recovery process for SCR. Also, the snubber circuit
connected across the SCR discharges with RLC resonance phenomena and partial
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recovery process. The worst case of turn off power losses are when SCR have power
losses varying with the absolute value of its phase voltage, turn-off losses for SCR is less
than that, but even if it is maximized that will not affect, 1% of losses appears from SCRs
switching. S4 commutation power losses are presenting small magnitude in Fig. 9- 3
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Fig. 9- 3:- Simulation results for commutation losses for HCSC with HS-SVM.
a) Power losses in switch Sl and its series diode, b) Power losses in S4 and D7.
c) Gating signals, d) Reference current and ac-side capacitor voltages waveforms.
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It should be noted that operation at UPF corresponds to the worst case of
commutation losses in the bridge switches and best, virtually zero, for the free-wheeling
switch. From Fig. 9- 3, the commutation power losses in the HS-SVM with UPF are for
Sl = 279.67W, for Dl = 15.87W, for Sl+Dl it is 295.54W, zero for S7, for D7 = 47.6W
and S4 =17.78W. Commutation losses in Sl occur frequently with the final value higher
than for the 6-switch SVM-CSC (279.67W), IGBTs losses dominate all other component
losses. Simulation results in Fig. 9- 3 and average calculations in (9- 16) gives the same
results. The average calculation for four IGBTs plus four diodes gives 889. 6W switching
power losses with UPF. Fig. 9- 3 losses for four IGBTs plus four diodes with UPF is
(3 x 295.54 + 47.6) = 934.2W, less than 5% error. This corresponds to a good agreement
since the average calculation is based on the average voltage concept which is not
accurate for operation with low Ncs like simulation results.
After become confident of the accuracy presented by simulation, it is used for SS-
SVM. Fig. 9- 4 presents simulation results for the HCSC with SS-SVM and PF = coslO0,
leading. Recall that SS-SVM cannot operate with UPF when Ncs=3. Fig. 9- 4 gives
results similar to Fig. 9- 3. The average calculation is repeated and it gives similar results
to the simulation. The switching power losses of Sl are dominant here again. Sl switches
in sectors zero, one and three, similar claims for losses in HS-SVM can be made for SS-
SVM with less power losses resulting from less switching events. Sl switching losses
appear during switching in sector zero, with relatively high power losses. Switching
losses for S7 are zero when PF = coslO0 for the same reasons presented in HS-SVM, the
small change in PF did not affect the voltage polarity during switching. In Fig. 9- 4 the
number of commutations with losses as well as the total commutation losses in ac-side
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current line period for Sl is between those obtained for the 6-switches SVM-CSC and the
HCSC with HS-SVM. Switching losses in Dl appear only when its phase voltage is less
than the commutated one during turn-off, as presented earlier. Switching losses in D7
appears less frequently due to a lower number of switching.
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Fig. 9- 4:- Simulation results for the commutation losses for HCSC with SS-SVM.
a) Power losses in switch Sl and its series diode, b) Power losses in S4 and D7.
c) Gating signals, d) Reference current and ac-side line voltages waveforms.
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Table 9- 4 shows a summary of the conduction and switching losses for the
semiconductors used in the 6-switches SVM-CSC and in the HCSC with HS-SVM and
SS-SVM with Ncs = 3 and mamax = 0.78. The two first converters operate as rectifiers
with UPF while the third operates with PF = cos 10° leading, where the worst switching
power losses for HCSC appears. In such a case, despite the increased in the switching
losses of the HCSC, the total power losses at the IGBTs of the HCSCs are smaller than
those of the 6-switches CSC. This is the ideal scenario for using the proposed HCSC
when the same switch and cooling device of the CSC could be used for the HCSC.















SVM-CSC 6835.2 78.14 8.68 7356.12
HS-SVM 4462.2 279.67 15.87 0.0 47.6 17.78 5449.76
SS-SVM 4410.4 138.64 6.78 0.0 21.67 15.59 4915.1
9.6. Conclusion
Cost analysis for 6-switches SVM-CSC as well as for the HCSC with HS-SVM
and SS-SVM are presented and the economical benefits from using HCSC are explained.
A preliminary cost equation required to claim cost effectiveness of HCSC is proposed.
Capital cost saving in HCSC is investigated. Power losses analysis for the life time cost
saving is considered. The number of switching pulses and semiconductor devices in the
current path does not give an accurate switching and conduction power losses.
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Power losses analysis based on datasheets is presented. The conduction power
losses in 6 switches SVM-CSC do not depend on the modulation scheme. But, for HCSC
it depends on the modulation scheme. Switching power losses in SVM-CSC and HCSC
with both HS-SVM and SS-SVM depend on the sequence of switching and modulation
scheme. Switching power losses depend on commutation line to line voltage, while
conduction power losses do not depend on commutation voltages. Conduction power
losses are dominant in the considered power range with fcycie = 1080 Hz, around 80%
from power losses is conduction while 20% is switching losses. 6-switches SVM-CSC
devices and topology present high conduction power losses compared with HCSC. 90%
of switching power losses appears in IGBTs.
Issues like, IGBTs can be turned on and off during certain cases without
switching losses, diodes and SCRs turn on losses being neglected, and diodes turn off
losses being soft in some cases are discussed. That helps to find the switching power
losses for semiconductor devices as well as for the whole topologies in the selected case.
The overall power losses in HCSC with HS-SVM or SS-SVM are lower than in 6-
switches SVM-CSC topology. So, the heat sink size for HCSC should be smaller than
that of 6-switches SVM-CSC. In addition, there is a power saving during lifetime of the
HCSC with the same operating condition of 6-switches SVM-CSC topology. Besides, in
high power rating IGBTs should be connected in series/parallel to handle high power
ratings while one SCR can be used to handle higher power rating, which can justify





The first part of the thesis focuses on the reduction of the non-characteristic low
order harmonics (LOH) in the ac-side current of low switching frequency space vector
modulated current source converter (LSF-SVM-CSC). In chapter one, an analysis of the
reasons of those LOH is presented, previous techniques used to calculate the states ON
times in SVM-CSC are presented. And, the best sequences of states from low order
harmonics point of view are presented.
In chapter two, non-characteristic 5th and 7th LOH are used to define an index
HD5.7. HD5.7 is reduced in Record Middle (RM) with low software efforts. There an
improvement in HD5.7 is obtained by calculating the states ON times at different
moments, in the middle of each state appearing period and with the reference vector
placed at different locations during a given cycle. That permits respecting the calculated
ON times of only two states, from three in the sequence, while the third occupies the
remainder of the SVM cycle. When both active states ON times calculation are respected,
HD5.7 is reduced to up to 60 % with respect to the standard SVM technique. The best
performance is achieved with up to 90 % reduction in HD5.7 using SQ3-RM.
In chapter three, further reductions in HD5.7 are achieved resulting in the virtual
elimination of the non-characteristic LOHs. New equations are proposed for a technique
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called EQ. The equations procedure varies with the sequence of states to achieve
instantaneous calculations. If the calculated ON times are further adjusted to fit in the
SVM cycle a new procedure called CF is generated. In CF the harmonic distortion arrives
to a virtual elimination point with a certain sequence (SQ3-CF) where HD5.7 < 0.44 % for
any ma. The superior performance of the proposed techniques was-demonstrated with
simulation as well as experimental results.
The CSC is considered ideal in chapter three and HD5.7 will appear again if the
techniques described there are used in a real CSC. For a real GTO based CSC with
overlap period and input filter resonance, the elimination of HD5.7 requires a procedure
changing the states ON times within a certain limit to reach the least possible HD5.7. This
is done with the minimum harmonics tracking (MHT) technique presented in chapter
four. MHT is based on measuring the value of HD5.7 and come up with a procedure to
reach the least possible HD5.7 using the perturbing and observing principle. The proposed
MHT technique allows the use of a small 6.8pu cut-off frequency filter, that gives the
attenuation required for the characteristic harmonics in the ac-side current while keeping
HD5.7 < 0.6 %. Ambiguity in the exact commutation instant due to the long overlap
period in GTOs based CSC implies uncertainty of current flow in the switches for PF
variations. Independently of the ma, PF, ac-side filter cut-off frequency and overlap
period, the proposed MHT technique kept the HD5.7 < 3 %. More reduction in HD5.7 is
achieved by modifying the tracking process to deal with large overlap periods. A two
variable MHT technique which gives HD5.7 < 2% is presented. An experimental
investigation demonstrates the effect of correct states ON times calculation on HD5.7.
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In chapter five, Fuzzy logic is found effective in eliminating HD5.7 with fast
response. There the least HD5.7 is accurately reached. Reaching the least HD5.7 can be
done fast at the expense of the complexity of Fuzzy logic. For the simple Fuzzy logic
proposed, no oscillations around the least HD5.7 exist in the steady state. Fuzzy logic is
acting fast by to reach the least HD5.7 if the operating point is changed.
10.1.2. Part two
The second part of the thesis focuses on reducing the cost of 6-switches CSC. In
chapter six, Existing HCSCs topologies are presented. Then, two types of HCSCs are
proposed. The first is a HCSC with six SCRs and two IGBTs. This topology presents a
problem common in HCSCs, the probability of having a high cost for the two IGBTs.
That reduces the cost advantage of the HCSC. The second is a HCSC with three SCRs
and four IGBTs, which has the potential for high cost reduction. An experimental test
proves the feasibility of the proposed HCSCs topologies.
In chapter seven, a Hard Switching SVM (HS-SVM) scheme suitable for HCSCs
is proposed. When HS-SVM is used HCSCs are bi-directional and have no PF limitations
with capabilities similar to SVM-CSC. Due to the SCR' s commutation issues, the
maximum modulation index (ma.max) for the HCSC is reduced. The gating signals for
semiconductor devices in HCSC with HS-SVM are compared to those of 6-switches
SVM-CSC. The increment in the switching losses of the four IGBTs is 100% for the HS-
SVM if compared with the 6-switch SVM-CSC. The HCSC with three SCRs and four
IGBTs is implemented experimentally and further investigations done by simulation.
There is good correlation between the simulations and experimental results. The proposed
HCSC has a potential to give characteristics similar to SVM-CSC in ac-side and dc-side
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voltages and currents. Closed loop control scheme for the HCSC with HS-SVM allows
HCSC to track Pref and Qref.
In chapter eight, SVM technique suitable for three SCRs and four IGBTs HCSC is
proposed (SS-SVM). With this technique, the HCSC presents a performance level
equivalent to 6-switch SVM-CSC in terms of flexibility and harmonic distortion. While
the HCSC topology reduces the number of force-commutated switches required for the
converter, SS-SVM scheme reduces the number of switch commutations and makes some
of them soft-switching. The gating signal generation scheme considers the instantaneous
voltages at the input of the HCSC and the desired PF to determine the order of the active
states in a three segment sequence which allows at least one soft-switching commutation
in each SVM cycle. The proposed SS-SVM scheme also increases mamax and reduces the
LOH if compared with HS-SVM. The drawback of the proposed SS-SVM scheme is that
the angle between current and voltage cannot be varied continuously. The step size for
this angle is defined by the number of cycles per sector used in the SVM. The maximum
angle error is equal to 10° for SVM with three cycles per sector. So, active and reactive
power cannot be regulated independently. However, one can choose to create a reference
current vector, where Pref is followed accurately while accepting an error in Qref.
Experimental verification supports the SS-SVM concepts, like commutation success,
commutation failure and changing the sequence with different values of PF.
In chapter nine, cost analysis for 6-switches SVM-CSC as well as for the HCSC
with HS-SVM and SS-SVM are presented and the economical benefits of the proposed
HCSC are demonstrated. Economical benefits are divided into capital and power losses.
A datasheet case study is presented for power losses analysis. The modulation scheme
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and the line to line voltage effects in conduction and switching power losses in CSC and
HCSC are presented. In the considered power range with fcycie = 1080Hz, conduction
losses are presenting 80% of the total losses. 6-switches SVM-CSC devices and topology
are presenting high conduction power losses compared with HCSC. Switching losses is
20% of the total losses, 90% of the switching losses appear in IGBTs. The overall power
losses in HCSC with either HS-SVM or SS-SVM is less than that of the 6-switch SVM-
CSC topology. So, the heat sink size for HCSC is smaller than that of 6-switch CSC
beside the power saving during lifetime of HCSC with the same operating condition of 6-




The future work is divided into four points. First, apply the proposed techniques
to VSC by changing the SVM to be adequate for 6 switches VSC. A wider comparison
base will be available, there are more publications covering VSCs if compared with
CSCs. Second, one can use an artificial intelligence technique different than Fuzzy logic,
like genetic algorithm which have high computation efforts. Fuzzy logic is the artificial
intelligence technique suitable for on-line operation. Due to high computation efforts the
selected technique will not be able to drive CSC on-line. Instead, an off-line procedure
can be followed. That may lead to another procedure to reduce LOH. The third research
point is selecting a faster hardware gives experimentally the theoretical results of HD5.7
with 60 Hz source, like FPGA. Finally, an advance can be in high power multilevel GTO
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based CSC. Applying the proposed techniques (RM, CF, MHT and Fuzzy logic) to
multilevel CSC with possibility to change the sequence from one layer to the other should
be effective if high power without LOHs is required.
10.2.1. Part two
Future work in part two is divided into two categories. First, a wider cost analysis
can be done by taking into consideration the drive cost as well as the heat-sink shape
effect on the cost. Also, the cost analysis can focus on different power ranges. In very
high power applications, series-parallel connection requirements in IGBTs can increase
the cost of 6 switches SVM-CSC thus making the cost advantage of the HCSC even
higher. On the other hand tq will increase, what leads mamax in HS-SVM to be low. In this
case, SS-SVM should be employed. Second, the control scheme for the dc-side and ac-
side currents for the HCSC is not fully presented in this thesis. Nonetheless, the author
believes that the preliminary control scheme presented in this thesis can be used as the
basis for achieving adequate steady state and transient performances.
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